

# ***Digital Logic***

## ***Pocket Data Book***

**2003**

**SLL**

---

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the extent specified in the applicable TI data sheet. TI disclaims all other warranties, including implied warranties of merchantability and fitness for a particular purpose. TI is not responsible for any damage to property or persons arising from the use or misuse of its products, whether or not caused by its products, and/or from any information contained in its TI data sheets.

TI assumes no liability for the use or misuse of its products, whether or not caused by its products, and/or from any information contained in its TI data sheets. TI is not responsible for any damage to property or persons arising from the use or misuse of its products, whether or not caused by its products, and/or from any information contained in its TI data sheets.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated





## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated



# Little Logic

Series	Supply Voltage Vcc (V)	Operating Free-air Temperature Ta (°C)
SN74AUC1G/2G/3G	0.8 ~ 2.7	–40 ~ 85
SN74LVC1G/2G/3G	1.65 ~ 5.5	–40 ~ 85
SN74AHC1G	2.0 ~ 5.5	–40 ~ 85
SN74AHC1GxxH	2.0 ~ 5.5	–40 ~ 85
SN74AHC2GxxH	2.0 ~ 5.5	–40 ~ 85
SN74AHCT1G	4.5 ~ 5.5	–40 ~ 85

## GATE/OCTAL/Widebus™/Widebus+

Series	Supply Voltage Vcc (V)	Operating Free-air Temperature Ta (°C)
SN74ABT	4.5 ~ 5.5	–40 ~ 85
SN74BCT SN74F SN74ALS SN74AS	4.5 ~ 5.5	0 ~ 70
SN74LS SN74S SN74xx(STD)	4.75 ~ 5.25	0 ~ 70
SN74AC SN74AC11 SN74AHC	2.0 ~ 5.5	–40 ~ 85
SN74HC	2.0 ~ 6.0	–40 ~ 85
SN74LV	2.0 ~ 5.5	–40 ~ 85
SN74LVC	2.0 ~ 3.6	–40 ~ 85
SN74LVT	2.7 ~ 3.6	–40 ~ 85
SN74ALVC	1.65 ~ 3.6	–40 ~ 85
SN74ALVT	2.3 ~ 3.6	–40 ~ 85
SN74AVC	1.4 ~ 3.6	–40 ~ 85

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all parameters.

See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.



# INDEX



	TTL	JT	
1G04	SINGLE INVERTER GATE		28
1G06	SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT		29
1G07	SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT		29
1G08	SINGLE 2-INPUT POSITIVE-AND GATE		30
1G14	SINGLE SCHMITT-TRIGGER INVERTER		30
1G17	SINGLE SCHMITT-TRIGGER BUFFER		31
1G18	1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT		31
1G32	SINGLE 2-INPUT POSITIVE-OR GATE		32
1G66	SINGLE ABILATERAL ANALOG SWITCH		32
1G79	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP		33
1G80	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP		33
1G86	SINGLE 2-INPUT EXCLUSIVE-OR GATE		34
1G125	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT		34
1G126	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT		35
1G240	SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT		35
2G00	DUAL 2-INPUT POSITIVE-NAND GATE		36
2G02	DUAL 2-INPUT POSITIVE-NOR GATE		36
2G04	DUAL INVERTER GATE		37
2G04	DUAL INVERTER GATE		37
2G06	DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS		38
2G07	DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS		38
2G08	DUAL 2-INPUT POSITIVE-AND GATE		39
2G14	DUAL SCHMITT-TRIGGER INVERTER		39
2G17	DUAL SCHMITT-TRIGGER BUFFER		40
2G32	DUAL 2-INPUT POSITIVE-OR GATE		40
2G34	DUAL BUFFER GATE		41
2G53	DUAL ANALOG MULTIPLEXER/DEMUTIPLEXER		41
2G66	DUAL BILATERAL ANALOG SWITCH		42
2G74	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET		42
2G86	DUAL 2-INPUT EXCLUSIVE-OR GATE		43
2G125	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS		43
2G126	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS		44
2G157	SINGLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER		44
2G240	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS		45
2G241	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS		45
3G04	TRIPLE INVERTER GATE		46
3G06	TRIPLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS		46
3G07	TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS		47
3G14	TRIPLE SCHMITT-TRIGGER INVERTER		47
3G17	TRIPLE SCHMITT-TRIGGER BUFFER		48
3G34	TRIPLE BUFFER GATE		48
3G41	OCTAL BUFFER/DRIVERS (50 $\mu$ A)		187
3G42	OCTAL REGISTERED TRANSCEIVERS		188
3G43	SYNCHRONOUS 4-BIT COUNTER		189
3G44	OCTAL TRANSPARENT LATCHES		190
3G45	OCTAL D-TYPE FLIP-FLOPS		191
3G46	SYNCHRONOUS BINARY COUNTER 2-STATE		192

	TTL	JT	
03	QUAD 2-INPUT NAND O.C.		142
04	HEX INVERTERS		143
U04	HEX INVERTERS		144
05	HEX INVERTERS O.C.		144
06	HEX INVERTER BUFFERS/DRIVERS O.C.		145
07	HEX BUFFERS/DRIVERS O.C.		145
08	QUAD 2-INPUT AND		146
09	QUAD 2-INPUT AND O.C.		147
10	TRIPLE 3-INPUT NAND		148
11	TRIPLE 3-INPUT AND		149
14	HEX SCHMITT-TRIGGER INVERTERS		150
16	HEX INVERTER BUFFERS/DRIVERS O.C.		151
17	HEX BUFFERS/DRIVERS O.C.		151
19	HEX SCHMITT-TRIGGER INVERTERS		152
20	DUAL 4-INPUT NAND		153
21	DUAL 4-INPUT AND		154
25	DUAL 4-INPUT NOR WITH STROBE		154
26	QUAD 2-INPUT HIGH VOLTAGE INTERFACE NAND		155
27	TRIPLE 3-INPUT NOR		155
30	8-INPUT NAND		156
31	DELAY ELEMENTS		156
32	QUAD 2-INPUT OR		157
33	QUAD 2-INPUT NOR BUFFERS O.C.		158
35	HEX NON-INVERTERS WITH O.C.		158
37	QUAD 2-INPUT NAND BUFFERS		159
38	QUAD 2-INPUT NAND BUFFERS O.C.		159
42	4-LINE TO 10-LINE DECODER		160
45	BCD-TO-DECIMAL DECODER/DRIVER		162
47	BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS		164
51	AND-OR-INVERT		166
64	4-2-3-2 INPUT AND-OR-INVERT		167
73	DUAL J-K FLIP-FLOPS		168
74	DUAL D-TYPE FLIP-FLOPS		170
75	4-BIT BISTABLE LATCHES		172
85	4-BIT COMPARATORS		173
86	QUAD 2-INPUT EXCLUSIVE-OR		174
90	DECADE COUNTER		175
92	DIVIDE-BY-12 COUNTERS		176
93	4-BIT BINARY COUNTERS		177
97	SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER		178
107	DUAL J-K FLIP-FLOPS		180
109	DUAL J-K FLIP-FLOPS		182
112	DUAL J-K FLIP-FLOPS		184
121	MONOSTABLE MULTIVIBRATORS		186
122	MONOSTABLE MULTIVIBRATORS		187
123	DUAL MONOSTABLE MULTIVIBRATORS		188
124	DUAL VOLTAGE-CONTROLLED OSCILLATORS		189
125	QUAD BUS BUFFER GATES 3-STATE		190
126	QUAD BUS BUFFER GATES 3-STATE		191
128	LINE DRIVER		192

Device	Function	Page
132	QUAD 2-INPUT NAND SCHMITT TRIGGERS	192
133	13-INPUT NAND	193
136	QUAD EXCLUSIVE-OR O.C.	193
137	3-TO-8 LINE DECODERS/DEMULPLEXERS LATCH	194
138	3-TO-8 LINE DECODERS/DEMULPLEXERS	196
139	DUAL 2-TO-4 LINE DECODERS/DEMULPLEXERS	198
140	DUAL 4-INPUT NAND LINE DRIVERS	200
145	BCD-TO-DECIMAL DECODERS/DRIVERS	201
147	10-TO-4 LINE PRIORITY ENCODER	202
148	8-TO-3 LINE PRIORITY ENCODERS	204
150	1-OF-16 DATA SELECTOR	206
151	8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	208
153	DUAL 4-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	210
154	4-TO-16 LINE DECODERS/DEMULPLEXER	212
155	DUAL 2-TO-4 LINE DECODERS/DEMULPLEXERS	214
156	DUAL 2-TO-4 LINE DECODERS/DEMULPLEXERS	216
157	QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	218
158	QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	220
159	4-TO-16 LINE DECODER/MULTIPLEXER	222
161	SYNCHRONOUS BINARY COUNTERS	224
163	SYNCHRONOUS BINARY COUNTERS	226
164	8-BIT SHIFT REGISTERS (P-OUT SERIAL)	228
165	8-BIT SHIFT REGISTERS (P-LOAD)	230
166	8-BIT SHIFT REGISTERS (P-LOAD)	232
169	UP-DOWN SYNCHRONOUS BINARY COUNTERS	234
170	4-BY-4 REGISTER FILES	236
173	4-BIT D-TYPE REGISTERS	238
174	HEX D-TYPE FLIP-FLOPS	240
175	QUAD D-TYPE FLIP-FLOPS	241
181	4-BIT ALU/FUNCTION GENERATORS	242
182	LOOK-AHEAD CARRY GENERATORS	244
190	SYNCHRONOUS UP/DOWN DECADE COUNTER	246
191	SYNCHRONOUS UP/DOWN COUNTERS	248
192	PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN COUNTERS	250
193	SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS	252
194	4-BIT BIDIRECTIONAL SHIFT REGISTERS	254
195	4-BIT PARALLEL ACCESS SHIFT REGISTERS	256
221	DUAL MONOSTABLE MULTIVIBRATORS	258
237	3-TO-8 LINE DECODER DEMULPLEXER	260
238	3-TO-8-LINE DECODERS/DEMULPLEXERS	262
240	OCTAL BUS DRIVERS 3-STATE	264
240-1	OCTAL BUS DRIVERS /IOL=48mA 3-STATE	264
241	OCTAL BUS DRIVERS 3-STATE	266
243	QUADRUPLE BUS TRANSCEIVERS	268
244	OCTAL BUS DRIVERS 3-STATE	270
244-1	OCTAL BUS DRIVERS /IOL=48mA 3-STATE	270
245	OCTAL BUS TRANSCEIVERS 3-STATE	272
245-1	OCTAL BUS TRANSCEIVERS /IOL=48mA 3-STATE	272
247	BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS	274
250	1-OF-16 GENERATORS/MULTIPLEXER 3-STATE	276
251	DATA SELECTORS/MULTIPLEXERS 3-STATE	278
253	DUAL 4-TO-1 LINE DATA SELECTOR/ MULTIPLEXERS 3-STATE	280

Device	Function	Page
257	QUAD 2-TO-1 DATA SELECTOR/MULTIPLEXERS 3-STATE	282
258	QUAD 2-TO-1 DATA SELECTOR/MULTIPLEXERS 3-STATE	284
259	8-BIT ADDRESSABLE LATCHES	286
260	DUAL 5-INPUT NOR GATES	288
265	QUAD COMPLEMENTARY-OUTPUT ELEMENTS	289
266	QUAD 2-INPUT EXCLUSIVE-NOR O.C.	290
273	OCTAL D-TYPE FLIP-FLOPS	291
276	QUAD J-K FLIP-FLOPS	292
279	QUAD S-R LATCHES	293
280	9-BIT PARITY GENERATORS/CHECKERS	294
283	4-BIT FULL ADDERS	296
286	9-BIT PARITY GENERATORS/CHECKERS	298
292	PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER	300
293	4-BIT BINARY COUNTERS	302
294	PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER	304
297	DIGITAL PLL FILTERS	306
298	QUAD 2-INPUT MULTIPLEXERS WITH STORAGE	308
299	8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS	310
321	CRYSTAL-CONTROLLED OSCILLATOR	312
323	8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS	314
348	8-TO-3 LINE PRIORITY ENCODER	316
354	8-INPUT MULTIPLEXERS/REGISTERS 3-STATE	318
356	8-INPUT MULTIPLEXERS/REGISTERS 3-STATE	320
365	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	322
366	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	323
367	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	324
368	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	324
373	OCTAL D-TYPE LATCHES 3-STATE	325
374	OCTAL D-TYPE FLIP-FLOPS 3-STATE	326
375	QUAD LATCHES	327
377	OCTAL D-TYPE FLIP-FLOPS CLOCK	328
378	HEX D-TYPE FLIP-FLOPS CLOCK	329
390	DUAL DECADE COUNTERS	330
393	DUAL BINARY COUNTERS	331
395	4-BIT CASCADABLE SHIFT REGISTER 3-STATE	332
399	QUAD 2-INPUT MULTIPLEXER WITH STORAGE	334
423	MONO-STABLE MULTIVIBRATOR	335
442	QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS	336
465	OCTAL BUFFERS 3-STATE	338
518	8-BIT IDENTITY COMPARATOR	340
520	8-BIT IDENTITY COMPARATOR	342
521	8-BIT IDENTITY COMPARATOR	344
533	OCTAL D-TYPE LATCHES	346
534	OCTAL D-TYPE FLIP-FLOPS	347
540	OCTAL BUFFERS/DRIVERS 3-STATE	348
540-1	OCTAL BUFFERS/DRIVERS (IOL=48mA)	348
541	OCTAL BUFFERS/DRIVERS 3-STATES	349
541-1	OCTAL BUFFERS/DRIVERS (IOL=48mA)	349
543	OCTAL REGISTERED TRANSCEIVERS	350
561	SYNCHRONOUS 4-BIT COUNTER	352
563	OCTAL TRANSPARENT LATCHES	354
564	OCTAL D-TYPE FLIP-FLOPS	355
569	SYNCHRONOUS BINARY COUNTER 3-STATE	356

Page	TTL CMOS SN74 BiCMOS	Page
Device	Function	
573	OCTAL D-TYPE LATCHES	358
574	OCTAL D-TYPE FLIP-FLOPS	359
575	OCTAL D-TYPE FLIP-FLOPS	360
576	OCTAL D-TYPE FLIP-FLOPS	361
577	OCTAL D-TYPE FLIP-FLOPS	362
580	OCTAL D-TYPE LATCHES	363
590	8-BIT COUNTER/OUTPUT REGISTER 3-STATE	364
592	8-BIT BINARY COUNTERES	366
593	8-BIT BINARY COUNTERES	368
594	8-BIT SHIFT REGISTERS	370
595	8-BIT SHIFT REGISTERS	372
596	8-BIT SHIFT REGISTERS	374
597	8-BIT SHIFT REGISTERS	376
598	8-BIT SHIFT REGISTERS	378
620	OCTAL BUS TRANSCEIVERS 3-STATE	380
621	OCTAL BUS TRANSCEIVERS O.C.	381
621-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA	381
623	OCTAL BUS TRANSCEIVERS	382
624	VOLTAGE CONTROLLED OSCILLATORS	383
628	VOLTAGE CONTROLLED OSCILLATORS	384
629	VOLTAGE CONTROLLED OSCILLATORS	385
638	OCTAL BUS TRANSCEIVERS	386
638-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA	386
639	OCTAL BUS TRANSCEIVERS	387
639-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA	387
640	OCTAL BUS TRANSCEIVERS 3-STATE	388
640-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA 3-STATE	388
641	OCTAL BUS TRANSCEIVERS O.C.	389
641-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA O.C.	389
642	OCTAL BUS TRANSCEIVERS O.C.	390
642-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA O.C.	390
645	OCTAL BUS TRANSCEIVERS 3-STATE	391
645-1	OCTAL BUS TRANSCEIVERS/I <sub>OL</sub> =48mA 3-STATE	391
646	OCTAL BUS TRANSCEIVERS AND REGISTERS	392
646-1	OCTAL BUS TRANSCEIVERS AND REGISTERS/I <sub>OL</sub> =48mA	392
647	OCTAL BUS TRANSCEIVERS AND REGISTERS	394
648	OCTAL BUS TRANSCEIVERS AND REGISTERS	396
651	OCTAL BUS TRANSCEIVERS AND REGISTERS	398
651-1	OCTAL BUS TRANSCEIVERS AND REGISTERS/I <sub>OL</sub> =48mA	398
652	OCTAL BUS TRANSCEIVERS AND REGISTERS	400
653	OCTAL BUS TRANSCEIVERS AND REGISTERS	402
654	OCTAL BUS TRANSCEIVERS AND REGISTERS	404
657	OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS 3-STATE	406
666	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	408
667	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	410
669	SYNCHRONOUS UP/DOWN BINARY COUNTER	412
670	4 x 4 REGISTER FILE	414
673	16-BIT SHIFT REGISTER	416
674	16-BIT SHIFT REGISTER	418
679	ADDRESS COMPARATOR	420
682	8-BIT IDENTITY COMPARATOR	422
684	8-BIT IDENTITY COMPARATOR	424

Page	TTL CMOS SN74 BiCMOS	Page
Device	Function	
686	8-BIT IDENTITY COMPARATOR	426
688	8-BIT IDENTITY COMPARATOR	428
697	SYNCHRONOUS UP-DOWN COUNTERS	430
699	SYNCHRONOUS UP-DOWN COUNTERS	432
756	OCTAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	434
757	OCTAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	435
760	OCTAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	436
804	HEX 2-INPUT NAND DRIVERS	437
805	HEX 2-INPUT NOR DRIVERS	438
808	HEX 2-INPUT AND DRIVERS	438
821	10-BIT BUS INTERFACE FLIP-FLOPS	439
823	9-BIT BUS INTERFACE FLIP-FLOP	440
825	8-BIT BUS INTERFACE FLIP-FLOP	442
827	10-BIT BUFFERS/BUS DRIVERS	444
828	10-BIT BUFFERS/BUS DRIVERS	444
832	HEX 2-INPUT OR DRIVERS	445
833	10-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	446
841	10-BIT BUS INTERFACE LATCHES	448
843	9-BIT BUS INTERFACE LATCHES	450
853	8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	452
857	HEX 2-TO-1 UNIVERSAL MULTIPLEXERS	454
861	10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS	456
863	9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS	457
867	8-BIT SYNCHRONOUS COUNTER	458
869	8-BIT SYNCHRONOUS COUNTER	460
870	DUAL 16-BY 4-BIT REGISTER FILES	462
873	DUAL 4-BIT D-TYPE LATCHES	464
874	DUAL 4-BIT D-TYPE FLIP-FLOPS	465
876	DUAL 4-BIT D-TYPE FLIP-FLOPS WITH INVERTED OUTPUTS	466
885	8-BIT MAGNITUDE COMPARATOR	468
990	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	470
992	9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES 3-STATE	471
994	10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	472
996	8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES	474
1000	QUAD 2-INPUT NAND BUFFERS/DRIVERS	476
1004	HEX INVERTER	476
1005	HEX INVERTER O.C.	477
1008	QUAD 2-INPUT AND BUFFERS/DRIVERS	477
1032	QUAD 2-INPUT OR BUFFERS/DRIVERS	478
1034	HEX DRIVERS	478
1035	HEX BUFFERS O.C.	479
1240	OCTAL BUS DRIVER	479
1244	OCTAL BUS DRIVER 3-STATE	480
1245	OCTAL BIDIRECTIONAL BUS TRANSCEIVER 3-STATE	480
1640	OCTAL BIDIRECTIONAL BUS TRANSCEIVER 3-STATE	481
1645	OCTAL BIDIRECTIONAL BUS TRANSCEIVER 3-STATE	481
2240	OCTAL BUFFERS AND LINE DRIVERS MOS DRIVERS WITH 3-STATE OUTPUTS	482
2241	OCTAL LINE MOS DRIVERS WITH SERIES DUMPING REGISTER, NON-INVERTING	483



	TTL	JTT	
2245	3-STATE TRANSCEIVER AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS		485
2373	25-Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS		486
2414	MEMORY DECODER WITH ON-CHIP V <sub>CC</sub> MONITOR		488
2541	OCTAL LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS		490
2827	10-BIT BUS/MOS MEMORY DRIVERS		490
2828	10-BIT BUS/MOS MEMORY DRIVERS INVERTING		491
2952	REGISTERED TRANSCEIVERS (2mA, 24mA, 48mA, 64mA)		492
2953	REGISTERED TRANSCEIVERS (2mA, 24mA, 48mA, 64mA)		494
3245	OCTAL BUS TRANSCEIVER 3-STATE		496
4002	DUAL 4-INPUT POSITIVE-NOR GATES		497
4015	DUAL 4-STAGE STATIC SHIFT REGISTER		498
4016	QUAD BILATERAL SWITCH		499
4017	DECADE COUNTERS/DRIVERS		500
4020	14-STAGE BINARY COUNTERS		502
4024	7-STAGE BINARY COUNTERS		503
4040	12-STAGE BINARY COUNTERS		504
4046	PHASE-LOCKED-LOOP WITH VCO		505
4049	HEX INVERTING BUFFERS		506
4050	HEX NON-INVERTING BUFFERS		506
4051	8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS		507
4052	DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS		508
4053	TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS		509
4059	CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER		510
4060	ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILLATORS		511
4066	QUAD BILATERAL SWITCHES		512
4067	16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER		513
4075	TRIPLE 3-INPUT OR GATES		514
4094	8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE		516
4245	OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS		518
4316	QUAD ANALOG SWITCH WITH LEVEL TRANSLATION		519
4351	ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LATCH		520
4352	ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LATCH		521
4374	OCTAL EDGE-TRIGGERED D-TYPE DUAL-RANK FLIP-FLOP WITH 3-STATE OUTPUTS		522
4511	BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS		523
4514	4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES		524
4515	4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES		526
4518	DUAL SYNCHRONOUS COUNTERS		528
4520	DUAL SYNCHRONOUS COUNTERS		529
4538	DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR		530
4543	BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS		532
5400	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS		534

	TTL	JTT	
5403	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS		535
7001	QUAD POSITIVE-AND GATES WITH SCHMITT-TRIGGER INPUTS		536
7002	QUAD POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS		536
7032	QUAD 2-INPUT POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS		537
7046	PHASE-LOCKED LOOP WITH VCO AND LOCK DETECTOR		538
7266	QUAD 2-INPUT EXCLUSIVE-NOR GATES		539
8003	DUAL 2-INPUT NAND GATES		539
16240	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS		540
16241	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS		542
16244	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS		544
16245	16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS		546
16260	12-BIT TO 24-BIT MULTIPLEXES D-TYPE LATCH WITH 3-STATE OUTPUTS		548
16269	12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS		550
16270	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS		552
16271	12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS		554
16282	18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS		556
16334	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS		558
16344	1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS		560
16373	16-BIT TRANSPARENT LATCHES WITH 3-STATE OUTPUTS		562
16374	16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS		564
16409	9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS		566
16460	4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS		568
16470	16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS		570
16500	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS		572
16501	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS		574
16524	18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS		576
16525	18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS		578
16540	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS		580
16541	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS		581
16543	16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS		582
16600	18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS		584
16601	18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS		586
16620	16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS		588
16623	16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS		590

16646	16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS	592
16651	16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS	594
16652	16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS	596
16657	16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS	598
16721	20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	600
16722	22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	601
16820	10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS	602
16821	20-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	603
16823	18-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS	604
16825	18-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	605
16827	20-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	606
16831	1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	607
16832	1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	608
16833	DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	610
16834	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	612
16835	3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	613
16841	20-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	614
16843	18-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	615
16853	DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	616
16861	20-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	618
16863	18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	619
16901	18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS	620
16903	3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS	622
16952	16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS	624
25244	25Ω OCTAL BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	626
25245	25Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	627
25642	25-Ω OCTAL BUS TRANSCEIVER	628
29821	10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	629
29825	8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	630
29827	10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS	631
29828	10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS	632
29841	10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	633

29843	WITH 3-STATE OUTPUTS	634
29854	8-BIT TO 9-BIT PARITY BUS TRANSCEIVER	636
29863	9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	638
29864	9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	639
32240	32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS	640
32244	36-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS	642
32245	36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS	644
32316	16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS	646
32318	18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS	648
32373	32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS	650
32374	32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS	652
32501	36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	654
32543	36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	656
40103	8-STAGE SYNCHRONOUS DOWN COUNTERS	658
162240	3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	659
162241	3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	660
162244	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	661
162245	16-BIT TRANSCEIVER WITH 3-STATE OUTPUTS	662
162260	12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS	664
162268	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	666
162280	16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS	668
162282	18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	670
162334	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	672
162344	1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS	674
162373	3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS	676
162374	3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS	677
162460	4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS	678
162500	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS	680
162501	18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	682
162525	16-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS	684
162541	3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	686
162601	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS	688
162721	3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	690
162820	3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS	691
162823	18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	692



# **FUNCTION**

**1G / 2G / 3G**



# LITTLE LOGIC GATE (AND/NAND/OR/NOR/EX-OR)

Description	No. of Input	Circuit	Input	Output	Type	Technology											
						CMOS			BiCMOS			Advanced CMOS					
						HC	HCT	BC	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC
POSITIVE-AND	2	1			1G08									○	○		○
		2			2G08											○	*
POSITIVE-NAND	2	1			1G00									○	○		○
		2			2G00											○	*
POSITIVE- OR	2	1			1G32									○	○		○
		2			2G32											○	*
POSITIVE- NOR	2	1			1G02									○	○		○
		2			2G02											○	*
EXCLUSIVE-OR	2	1			1G86									○	○		○
		2			2G86											○	*

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated × : Discontinued

# LITTLE LOGIC GATE (INVERTER/NONINVERTER)

Description	No. of Input	Circuit	Input	Output	Type	Technology											
						CMOS			BiCMOS			Advanced CMOS					
						HC	HCT	BC	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC
INVERTING	1	1			1G04									○	○		○
				UBF	1GU04											○	○
				OC	1G06											○	○
		2		SCH	1G14									○	○		○
					2G04											○	*
				UBF	2GU04											○	*
	3	2		OC	2G06											○	*
				SCH	2G14											○	*
					2G04											○	*
		3			3G04											○	*
				UBF	3GU04											○	*
				OC	3G06											○	*
NON-INVERTING	1	1		OC	1G87											○	○
				SCH	1G17											○	○
					1G66											○	*
		2		OC	2G07											○	*
				SCH	2G17											○	*
					2G34											○	*
	3	2			2G66											○	*
				OC	3G07											○	*
				SCH	3G17											○	*
		3			2G34											○	*
					3G34											○	*
																○	*

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated × : Discontinued

# LITTLE LOGIC BUFFER/DRIVER

Description	Circuit	Output	Type	Technology											
				CMOS			BiCMOS			Advanced CMOS					
				HC	HCT	BC	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC
NON-INVERTING	1	3S	1G125												
		3S	1G126												
	2	3S	2G125												*
		3S	2G126												*
		3S	2G241												*
INVERTING	1	3S	1G240												

Explanatory notes Output 3S : 3-State Output R3S : Series Resistor and 3-State output OC : Open-Collector Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated × : Discontinued

# LITTLE LOGIC D-TYPE FLIP-FLOP

Trigger	Circuit	PRE CLR	Output	Q · /Q	Type	Technology									
						CMOS			BiCMOS			Advanced CMOS			
						HC	HCT	BC	ABT	LVT	ALVT	AC	ACT	AHC	AHCT
POS	1		2S	Q	1G79										
			2S	/Q	1G80										
		B	2S	B	2G74										

Explanatory notes [Trigger] POS : POSITIVE EDGE, NEG : NEGATIVE EDGE

[PRE · CLR] B : Preset and Clear, C : Clear only

[Output] 2S : Totem pole Output 3S : 3-State Output

[Q · /Q] B : Q · /Q-Output Q : Q-Output /Q : /Q-Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated × : Discontinued

# LITTLE LOGIC Data Selectors/Multiplexers

No. of Input/Output	Output	Circuit	Type	Technology											
				CMOS			BiCMOS			Advanced CMOS					
				HC	HCT	BC	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC
2/1	2S	1	2G157												*

Explanatory notes [Output] 2S : Totem Pole Output 3S : 3-State Output OC : Open-Collector Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated × : Discontinued

## LITTLE LOGIC ANALOG SWITCH

Description		Type	Technology														
			CMOS			BiCMOS				Advanced CMOS							
			HC	ACT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC	AUC
SINGLE ANALOG SWITCH		1066											○			○	
One of Two Noninverting Demultiplexer with 3-State Deselected Output		1018											○				
SINGLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS		2053											○			*	
DUAL ANALOG SWITCH		2066											○			*	

Status ○ : Product available in technology indicated \* : New product planned in technology indicated × : Discontinued





# **PIN ASSIGNMENTS**

**1G / 2G / 3G**




## Pin Assignments

### 1G00

SINGLE 2-INPUT POSITIVE-NAND GATE

$$Y = \overline{AB}$$




See page 27

### 1G02

SINGLE 2-INPUT POSITIVE-NOR GATE

$$Y = \overline{A + B}$$




NC – No internal connection

See page 27

### 1G04

SINGLE INVERTER GATE

$$Y = \overline{A}$$




NC – No internal connection

See page 28

### 1GU04

SINGLE INVERTER

$$Y = \overline{A}$$




NC – No internal connection

See page 28

### 1G06

SINGLE INVERTER BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUT




NC – No internal connection

See page 29

### 1G07

SINGLE BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUT




See page 29

### 1G08

SINGLE 2-INPUT POSITIVE-AND GATE

$$Y = AB$$




See page 30

### 1G14

SINGLE SCHMITT-TRIGGER INVERTER GATE

$$Y = \overline{A}$$




NC – No internal connection

See page 30

# Pin Assignments




See page 31



NC - No internal connection



See page 33




See page 33

## 1G18

1-OF-2 NONINVERTING DEMULTIPLEXER  
WITH 3-STATE DESELECTED OUTPUT



See page 31




## 1G80

SINGLE POSITIVE-EDGE-TRIGGERED  
D-TYPE FLIP-FLOP



See page 33




See page 33

## 1G32

SINGLE 2-INPUT POSITIVE-OR GATE  
 $Y = A + B$



See page 32




## 1G86

SINGLE 2-INPUT EXCLUSIVE-OR GATE  
 $Y = A \oplus B = \bar{A}B + A\bar{B}$



See page 34




See page 34

## 1G66

SINGLE ABILATERAL ANALOG SWITCH  
 $\bar{A} = Y$



See page 32




## 1G125

SINGLE BUS BUFFER GATE  
WITH 3-STATE OUTPUT  
 $Y = A$




See page 34



See page 34

## Pin Assignments




See page 35

See page 35

### 1G240

SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT





See page 35

See page 35


### 2G00

DUAL 2-INPUT POSITIVE-NAND GATE



See page 36

See page 36




See page 36

See page 36

### 2G04

DUAL INVERTER GATE




See page 37

See page 37

### 2GU04

DUAL 2-INPUT POSITIVE-NAND GATE





See page 37

See page 37

## Pin Assignments

### 2G06

DUAL INVERTER BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUTS




See page 38

See page 38

### 2G14

DUAL SCHMITT-TRIGGER INVERTER




See page 39

See page 39

### 2G07

DUAL BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUTS




See page 38

See page 38

### 2G17

DUAL SCHMITT-TRIGGER BUFFER




See page 40

See page 40

### 2G08

DUAL 2-INPUT POSITIVE-AND GATE




See page 39

See page 39

### 2G32

DUAL 2-INPUT POSITIVE-OR GATE




See page 40

See page 40

# Pin Assignments

## 2G34


DUAL BUFFER GATE



See page 41

## 2G74



SINGLE POSITIVE-EDGE-TRIGGERED  
D-TYPE FLIP-FLOP WITH CLEAR AND PRESET



See page 42

## 2G53


DUAL ANALOG MULTIPLEXER/DEMULPLEXER



See page 41

## 2G86



DUAL 2-INPUT EXCLUSIVE-OR GATE



See page 43

## 2G66


DUAL BILATERAL ANALOG SWITCH



See page 42

## 2G125


DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS



See page 43



## Pin Assinments




See page 44

### 2G157

SINGLE 2-LINE TO 1-LINE DATA  
SELECTOR/MULTIPLEXER

888S




See page 45

### 3G04

TRIPLE INVERTER GATE

888S





See page 44

### 2G240

DUAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

888S




See page 46


### 3G06

TRIPLE INVERTER BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUTS

888S



See page 45




See page 46

## Pin Assignments

### 3G07


TRIPLE BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUTS



See page 47

### 3G34


TRIPLE BUFFER GATE



See page 48

### 3G14


TRIPLE SCHMITT-TRIGGER INVERTER



See page 47

### 3G17

TRIPLE SCHMITT-TRIGGER BUFFER



See page 48



# **FUNCTION AND ELECTRICAL CHARACTERISTICS**

**1G / 2G / 3G**



# 1G00

## SINGLE 2-INPUT POSITIVE-NAND GATE

$$Y = \overline{AB}$$

Logic Diagram



FUNCTION TABLE

INPUT		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
I <sub>PLH</sub>	A or B	Y	MAX	8.5	9	4	4.7	5.5	8	2	2.2
				8.5	9	4	4.7	5.5	8	2	2.2

UNIT:ns

# 1G02

## SINGLE 2-INPUT POSITIVE-NOR GATE

$$Y = \overline{A + B}$$

Logic Diagram (positive logic)



FUNCTION TABLE

INPUT		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
I <sub>PLH</sub>	A or B	Y	MAX	8.5	8.5	4	4.5	5.5	8	2.1	2.4
				8.5	8.5	4	4.5	5.5	8	2.1	2.4


UNIT:ns

# 1G04

## SINGLE INVERTER GATE

●  $Y = \bar{A}$

### Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	8.5	8.5	3.7	4.2	5.2	7.5	1.9	2.2
t <sub>PHL</sub>	A	Y	MAX	8.5	8.5	3.7	4.2	5.2	7.5	1.9	2.2

UNIT:ns

# 1GU04


## SINGLE INVERTER

●  $Y = \bar{A}$

● Unbuffered Output

● Supply Voltage Range : 2V ~ 5.5V

### Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	8	3	3.7	4	5	2.1	2.4
t <sub>PHL</sub>	A	Y	MAX	8	3	3.7	4	5	2.1	2.4

UNIT:ns

# 1G06

## SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
V <sub>0</sub>	MAX	5.5	5.5	5.5	5.5	2.7	2.7	V
I <sub>OL</sub>	MAX	32	24	8	4	9	8	mA

### FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3	4	4	5.6	1.8	2.5
t <sub>PHL</sub>	A	Y	MAX	3	4	4	5.6	1.8	2.5

UNIT:ns

# 1G07

## SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	5.5	5.5	5.5	5.5	2.7	2.7	V
I <sub>OL</sub>	MAX	32	24	8	4	9	8	mA

### FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.5	4.2	5.5	8.3	1.8	2.5
t <sub>PHL</sub>	A	Y	MAX	3.5	4.2	5.5	8.3	1.8	2.5

UNIT:ns




# 1G08

## SINGLE 2-INPUT POSITIVE-AND GATE

●  $Y = AB$

### Logic Diagram



### FUNCTION TABLE

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

INPUT		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
T <sub>PLH</sub>	A or B	Y	MAX	9	9	4	4.5	5.5	8	2	2.4
T <sub>PHL</sub>				9	9	4	4.5	5.5	8	2	2.4

UNIT:ns

# 1G14

## SINGLE SCHMITT-TRIGGER INVERTER GATE

●  $Y = \overline{A}$

### Logic Diagram



### FUNCTION TABLE

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

INPUT	OUTPUT
A	Y
H	L
L	H

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
T <sub>PLH</sub>	A	Y	MAX	12	9	5	5.5	6.5	11	2.5	2.5
T <sub>PHL</sub>				12	9	5	5.5	6.5	11	2.5	2.5

UNIT:ns

# 1G17

## SINGLE SCHMITT-TRIGGER BUFFER



## Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	32	24	8	4	9	8	mA

### FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	5	5.5	6.5	11	2.5	2.4
t <sub>PHL</sub>	A	Y	MAX	5	5.5	6.5	11	2.5	2.4


UNIT:ns

# 1G18

## 1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE Deselected OUTPUT



## Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### FUNCTION TABLE

INPUTS		OUTPUT	
S	A	Y0	Y1
L	L	L	Z
L	H	H	Z
H	L	Z	L
H	H	Z	H

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.2	4.2	5	9.3
t <sub>PHL</sub>	A	Y	MAX	3.2	4.2	5	9.3
t <sub>PZL</sub>	S	Y	MAX	3.4	4.6	5.6	10.2
t <sub>PZH</sub>	S	Y	MAX	3.4	4.6	5.6	10.2
t <sub>PLZ</sub>	S	Y	MAX	3.3	4.9	5.3	12.7
t <sub>PHZ</sub>	S	Y	MAX	3.3	4.9	5.3	12.7

UNIT:ns

## 1G32

### SINGLE 2-INPUT POSITIVE-OR GATE

$$Y = A + B$$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A or B	Y	MAX	8.5	9	4	4.5	5.5	8	2.1	2.4
t <sub>PHL</sub>				8.5	9	4	4.5	5.5	8	2.1	2.4

UNIT:ns

## 1G66

### SINGLE ABILATERAL ANALOG SWITCH

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	mA

FUNCTION TABLE

CONTROL INPUT (C)	SWITCH
L	OFF
H	ON

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A or B	B or A	MAX	0.6	0.8	1.2	2	0.1	0.2
t <sub>PHL</sub>				0.6	0.8	1.2	2	0.1	0.2
t <sub>PZH</sub>	C	B or A	MAX	4.2	5	6.5	12	1	1.1
t <sub>PZL</sub>				4.2	5	6.5	12	1	1.1
t <sub>PHZ</sub>	C	B or A	MAX	5	6.5	6.9	10	2.2	2.9
t <sub>PLZ</sub>				5	6.5	6.9	10	2.2	2.9

UNIT:ns

# 1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP




RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	VCC 5V	VCC 3.3V	VCC 2.5V	VCC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	VCC 5V	VCC 3.3V	VCC 2.5V	VCC 1.8V
f <sub>max</sub>			MIN	160	160	160	160
t <sub>w</sub>	CLK high or low		MIN	2.5	2.5	2.5	2.5
t <sub>su</sub>	Before CLK ↑, Data high		MIN	1.2	1.3	1.4	2.2
	Before CLK ↑, Data low			1.2	1.3	1.4	2.6
t <sub>h</sub>	Data after CLK ↑		MIN	0.5	1.0	0.4	0.3
t <sub>PLH</sub>	CLK	Q	MAX	4.5	5.2	7	9.9
t <sub>PHL</sub>				4.5	5.2	7	9.9

UNIT f<sub>max</sub> : MHz other : ns



### FUNCTION TABLE

INPUT	OUTPUT
CLK D	Q
↑ H	H
L L	L
L X	Q <sub>0</sub>

# 1G80

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP




RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	VCC 5V	VCC 3.3V	VCC 2.5V	VCC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	VCC 5V	VCC 3.3V	VCC 2.5V	VCC 1.8V
f <sub>max</sub>			MIN	160	160	160	160
t <sub>w</sub>	CLK high or low		MIN	2.5	2.5	2.5	2.5
t <sub>su</sub>	Before CLK ↑, Data high		MIN	1.1	1.3	1.5	2.3
	Before CLK ↑, Data low			1.1	1.3	1.5	2.5
t <sub>h</sub>	Data after CLK ↑		MIN	0.4	0.9	0.2	0
t <sub>PLH</sub>	CLK	Q	MAX	4.5	5.2	7	9.9
t <sub>PHL</sub>				4.5	5.2	7	9.9

UNIT f<sub>max</sub> : MHz other : ns



### FUNCTION TABLE

INPUT	OUTPUT
CLK D	Q
↑ H	L
L L	H
L X	Q <sub>0</sub>

# FUNCTION TABLE RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
T <sub>PLH</sub>	A or B	Y	MAX	10	9	4	5	5.5	9.9
				10	9	4	5	5.5	9.9

UNIT:ns

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

## FUNCTION TABLE


INPUT		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

# 1G125

## SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

● Y = A

## Logic Diagram



## FUNCTION TABLE

INPUT		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
T <sub>PLH</sub>	A	Y	MAX	8.5	8.5	4	4.5	5.5	8	1.7	2.5
				8.5	8.5	4	4.5	5.5	8	1.7	2.5
T <sub>PHL</sub>	A	Y	MAX	8	8	5	5.3	6.5	9.4	1.9	2.6
				8	8	5	5.3	6.5	9.4	1.9	2.6
T <sub>PLZ</sub>	OE	Y	MAX	10	10	4.2	5	5	9.2	1.7	3.1
				10	10	4.2	5	5	9.2	1.7	3.1

UNIT:ns

# 1G126

## Logic Diagram

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	8	8	32	24	8	4	9	8	mA

### FUNCTION TABLE

INPUT		OUTPUT Y
OE	A	
H	H	H
H	L	L
L	X	Z

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	8.5	8.5	4	4.5	5.5	8	1.7	2.5
t <sub>PHL</sub>				8.5	8.5	4	4.5	5.5	8	1.7	2.5
t <sub>PZH</sub>	OE	Y	MAX	8	8	5	5.3	6.6	9.4	1.9	2.5
t <sub>PZL</sub>				8	8	5	5.3	6.6	9.4	1.9	2.5
t <sub>PHZ</sub>	OE	Y	MAX	10	10	4.2	5.5	5.5	9.8	1.7	3.1
t <sub>PLZ</sub>				10	10	4.2	5.5	5.5	9.8	1.7	3.1

UNIT:ns

# 1G240

## SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT

## Logic Diagram



### FUNCTION TABLE

INPUT		OUTPUT Y
OE	A	
L	H	L
L	L	H
H	X	Z

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	-9	-8	mA
I <sub>OL</sub>	MAX	32	24	8	4	9	8	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t <sub>PLH</sub>	A	Y	MAX	4	4.5	5.5	8	1.7	2.5
t <sub>PHL</sub>				4	4.5	5.5	8	1.7	2.5
t <sub>PZH</sub>	OE	Y	MAX	5.2	5.4	6.5	9.4	1.9	2.6
t <sub>PZL</sub>				5.2	5.4	6.5	9.4	1.9	2.6
t <sub>PHZ</sub>	OE	Y	MAX	4.1	5.2	4.9	9.4	1.7	3.1
t <sub>PLZ</sub>				4.1	5.2	4.9	9.4	1.7	3.1


UNIT:ns

## 2G00

### DUAL 2-INPUT POSITIVE-NAND GATE



### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### FUNCTION TABLE (each gate)

INPUT		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A or B	Y	MAX	3.3	4.3	4.8	8.6
t <sub>PHL</sub>	A or B	Y	MAX	3.3	4.3	4.8	8.6


UNIT:ns

## 2G02

### DUAL 2-INPUT POSITIVE-NOR GATE



### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### FUNCTION TABLE (each gate)

INPUT		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A or B	Y	MAX	4.4	4.9	5.4	8.9
t <sub>PHL</sub>	A or B	Y	MAX	4.4	4.9	5.4	8.9

UNIT:ns

## 2G04

### DUAL INVERTER GATE



#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.2	4.1	4.4	8
t <sub>PHL</sub>				3.2	4.1	4.4	8

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

## 2GU04

### DUAL INVERTER GATE



#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3	3.7	4	5.5
t <sub>PHL</sub>				3	3.7	4	5.5

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
$I_{CC}$	MAX	0.01	0.01	0.01	0.01	mA
$V_O$	MAX	5.5	5.5	5.5	5.5	V
$I_{OL}$	MAX	32	24	8	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
$t_{PLH}$	A	Y	MAX	2.9	3.4	3.9	7.2
$t_{PHL}$				2.9	3.4	3.9	7.2

UNIT:ns


FUNCTION TABLE  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

## 2G07

DUAL BUFFER/DRIVER  
WITH OPEN-DRAIN OUTPUTS

## Logic Diagram

FUNCTION TABLE  
(each buffer/driver)

INPUT A	OUTPUT Y
H	H
L	L

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
$I_{CC}$	MAX	0.01	0.01	0.01	0.01	mA
$V_O$	MAX	5.5	5.5	5.5	5.5	V
$I_{OL}$	MAX	32	24	8	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
$t_{PLH}$	A	Y	MAX	2.9	3.7	4.4	8.6
$t_{PHL}$				2.9	3.7	4.4	8.6

UNIT:ns

## 2G08

### DUAL 2-INPUT POSITIVE-AND GATE



#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A or B	Y	MAX	3.8	4.7	5.1	9
t <sub>PHL</sub>				3.8	4.7	5.1	9

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

(each gate)

INPUT		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

## 2G14

### DUAL SCHMITT-TRIGGER INVERTER



#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	4.3	5.4	5.7	9.5
t <sub>PHL</sub>				4.3	5.4	5.7	9.5

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

(each inverter)

INPUT	OUTPUT
A	Y
H	L
L	H

## 2G17

### DUAL SCHMITT-TRIGGER BUFFER



#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	4.3	5.4	5.7	9.3
t <sub>PHL</sub>	A	Y	MAX	4.3	5.4	5.7	9.3

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

(each inverter)

INPUT	OUTPUT
A	Y
H	H
L	L

## 2G32

### DUAL 2-INPUT POSITIVE-OR GATE



#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A or B	Y	MAX	3.2	3.8	4.4	8
t <sub>PHL</sub>	A or B	Y	MAX	3.2	3.8	4.4	8

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

(each gate)


INPUT	OUTPUT
A B	Y
H X	H
X H	H
L L	L

## 2G34

### DUAL BUFFER GATE



### Logic Diagram



**FUNCTION TABLE**  
(each gate)

INPUT A	OUTPUT Y
H	H
L	L

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.2	4.1	4.4	8.6
t <sub>PHL</sub>	A	Y	MAX	3.2	4.1	4.4	8.6

UNIT:ns


## 2G53

### DUAL ANALOG

### MULTIPLEXER/DEMULTIPLEXER



### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	UNIT
I <sub>CC</sub>	MAX	0.01	mA

**FUNCTION TABLE**

CONTROL INPUT	ON CHANNEL
INH A	Y1 Y2
L L	Y1 Y2
L H	Y1 Y2
H X	None

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	COM or Y	Y or COM	MAX	0.6	0.8	1.2	2
t <sub>PHL</sub>	COM or Y	Y or COM	MAX	0.6	0.8	1.2	2
t <sub>PZH</sub>	INH	COM or Y	MAX	4.5	5.4	6.1	9
t <sub>PZL</sub>	INH	COM or Y	MAX	4.5	5.4	6.1	9
t <sub>PHZ</sub>	A	COM or Y	MAX	8	8.1	8.3	10.9
t <sub>PLZ</sub>	A	COM or Y	MAX	8	8.1	8.3	10.9
t <sub>PZH</sub>	A	COM or Y	MAX	5.4	5.8	7.2	10.3
t <sub>PZL</sub>	A	COM or Y	MAX	5.4	5.8	7.2	10.3
t <sub>PHZ</sub>	A	COM or Y	MAX	5	7.2	7.9	9.4
t <sub>PLZ</sub>	A	COM or Y	MAX	5	7.2	7.9	9.4

UNIT:ns

## 2G66

### DUAL BILATERAL ANALOG SWITCH

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC	UNIT
I <sub>CC</sub>	MAX	0.01	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A or B	B or A	MAX	0.6	0.8	1.2	2
t <sub>PHL</sub>				0.6	0.8	1.2	2
t <sub>PZH</sub>	C	A or B	MAX	3.9	4.4	5.6	10
t <sub>PZL</sub>				3.9	4.4	5.6	10
t <sub>PHZ</sub>	C	A or B	MAX	6.3	7.2	6.9	10.5
t <sub>PLZ</sub>				6.3	7.2	6.9	10.5

UNIT: ns

#### Logic Diagram, each switch



One of Two Switches

#### FUNCTION TABLE

(each section)

CONTROL INPUT (C)	SWITCH
L	OFF
H	ON

## 2G74

### SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-16	-8	-4	mA
I <sub>OL</sub>	MAX	32	16	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
f <sub>max</sub>			MIN	200	175	175	80
t <sub>w</sub>	CLK		MIN	2	2.7	2.7	6.2
	PRE or CLR low		MIN	2	2.7	2.7	6.2
t <sub>su</sub>	Data		MIN	1.1	1.3	1.7	2.9
	PRE or CLR inactive		MIN	1	1.2	1.4	1.9
t <sub>h</sub>			MIN	0.5	1.2	0.3	0
t <sub>PLH</sub>	CLK	Q	MAX	4.1	5.9	7.1	13.4
t <sub>PHL</sub>				4.1	5.9	7.1	13.4
t <sub>PLH</sub>	CLK	$\bar{Q}$	MAX	4.4	6.2	7.7	14.4
t <sub>PHL</sub>				4.4	6.2	7.7	14.4
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$	MAX	4.1	5.9	7	12.9
t <sub>PHL</sub>				4.1	5.9	7	12.9

UNIT: ns

#### Logic Diagram



#### FUNCTION TABLE

INPUT				OUTPUT	
PRE	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	↑	X	Q <sub>0</sub>	$\bar{Q}_0$

† This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

## 2G86

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### Logic Diagram

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

FUNCTION TABLE  
(each gate)

INPUT		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

## 2G125

### DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.7	4.3	4.8	9.1
t <sub>PHL</sub>				3.7	4.3	4.8	9.1
t <sub>PLZ</sub>	OE	Y	MAX	3.8	4.7	5.6	9.9
t <sub>PZL</sub>				3.8	4.7	5.6	9.9
t <sub>PHZ</sub>	OE	Y	MAX	3.4	4.6	5.8	11.6
t <sub>PLZ</sub>				3.4	4.6	5.8	11.6

UNIT:ns

### Logic Diagram



FUNCTION TABLE  
(each buffer)

INPUT		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

## 2G126

### DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.2	4	4.9	9.8
t <sub>PHL</sub>	A	Y	MAX	3.2	4	4.9	9.8
t <sub>PZH</sub>	OE	Y	MAX	3.1	4.1	5	10
t <sub>PZL</sub>	OE	Y	MAX	3.1	4.1	5	10
t <sub>PHZ</sub>	OE	Y	MAX	3.3	4.4	5.7	12.6
t <sub>PLZ</sub>	OE	Y	MAX	3.3	4.4	5.7	12.6

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE (each buffer)

INPUT	A	OUTPUT	Y
H	H	H	H
H	L	L	L
L	X	L	Z

## 2G157

### SINGLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A or B	Y or $\bar{Y}$	MAX	4	6	8	14
t <sub>PHL</sub>	A or B	Y or $\bar{Y}$	MAX	4	6	8	14
t <sub>PLH</sub>	$\bar{A}/B$	Y or $\bar{Y}$	MAX	4	6	9	16
t <sub>PHL</sub>	$\bar{A}/B$	Y or $\bar{Y}$	MAX	4	6	9	16
t <sub>PLH</sub>	$\bar{G}$	Y or $\bar{Y}$	MAX	4	6	8	14
t <sub>PHL</sub>	$\bar{G}$	Y or $\bar{Y}$	MAX	4	6	8	14

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

INPUT	A	B	OUTPUT	Y	$\bar{Y}$
H	X	X	L	L	H
L	L	X	L	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	H	X	H	L

## 2G240

### DUAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS



#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	4	4.6	5.5	11.3
t <sub>PHL</sub>				4	4.6	5.5	11.3
t <sub>PLZ</sub>	OE	Y	MAX	5	5.4	6.6	11.7
t <sub>PHZ</sub>				5	5.4	6.6	11.7
t <sub>PLZ</sub>	OE	Y	MAX	4.2	5.5	5.7	12.8
t <sub>PHZ</sub>				4.2	5.5	5.7	12.8

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE (each buffer)

INPUT	OUTPUT
OE	A
L	H
L	L
H	X

## 2G241

### DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS



#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.7	4.3	4.8	8.8
t <sub>PHL</sub>				3.7	4.3	4.8	8.8
t <sub>PLZ</sub>	OE	Y	MAX	3.8	4.7	5.6	9.9
t <sub>PHZ</sub>				3.8	4.7	5.6	9.9
t <sub>PLZ</sub>	OE	Y	MAX	3.4	4.4	5.8	11.6
t <sub>PHZ</sub>				3.4	4.4	5.8	11.6
t <sub>PLZ</sub>	OE	Y	MAX	3.3	4.1	4.7	8.8
t <sub>PHZ</sub>				3.3	4.1	4.7	8.8
t <sub>PLZ</sub>	OE	Y	MAX	3.3	4.2	5.2	12.5
t <sub>PHZ</sub>				3.3	4.2	5.2	12.5

UNIT:ns

#### Logic Diagram



#### FUNCTION TABLE

INPUT	OUTPUT
1OE	1A
L	H
L	L
H	X

INPUT	OUTPUT
2OE	2A
H	H
H	L
L	X



# 3G04

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	3.2	4.1	4.4	7.9
t <sub>PHL</sub>				3.2	4.1	4.4	7.9

UNIT:ns



FUNCTION TABLE  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

# 3G06

## TRIPLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
V <sub>O</sub>	MAX	5.5	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	32	24	8	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t <sub>PLH</sub>	A	Y	MAX	2.9	3.4	3.9	7.2
t <sub>PHL</sub>				2.9	3.4	3.9	7.2

UNIT:ns

Logic Diagram



FUNCTION TABLE  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

### 3G07

#### TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS



##### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
$I_{CC}$	MAX	0.01	0.01	0.01	0.01	mA
$V_O$	MAX	5.5	5.5	5.5	5.5	V
$I_{OL}$	MAX	32	24	8	4	mA

##### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
$t_{PLH}$	A	Y	MAX	2.9	3.7	4.3	7.8
$t_{PHL}$				2.9	3.7	4.3	7.8

UNIT: ns

##### Logic Diagram



##### FUNCTION TABLE (each buffer/driver)

INPUT A	OUTPUT Y
H	H
L	L

### 3G14

#### TRIPLE SCHMITT-TRIGGER INVERTER



##### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
$I_{CC}$	MAX	0.01	0.01	0.01	0.01	mA
$I_{OH}$	MAX	-32	-24	-8	-4	mA
$I_{OL}$	MAX	32	24	8	4	mA

##### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
$t_{PLH}$	A	Y	MAX	4.3	5.4	5.7	9.2
$t_{PHL}$				4.3	5.4	5.7	9.2

UNIT: ns

##### Logic Diagram



##### FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
H	L
L	H

### 3G17

#### TRIPLE SCHMITT-TRIGGER BUFFER



##### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

##### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
t <sub>PLH</sub>	A	Y	MAX	TBD	TBD	TBD	TBD	ns
t <sub>PHL</sub>	A	Y	MAX	TBD	TBD	TBD	TBD	ns

UNIT:ns

##### Logic Diagram



##### FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

### 3G34

#### TRIPLE BUFFER GATE



##### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I <sub>CC</sub>	MAX	0.01	0.01	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-4	mA
I <sub>OL</sub>	MAX	32	24	8	4	mA

##### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
t <sub>PLH</sub>	A	Y	MAX	3.2	4.1	4.4	7.9	ns
t <sub>PHL</sub>	A	Y	MAX	3.2	4.1	4.4	7.9	ns

UNIT:ns

##### Logic Diagram



##### FUNCTION TABLE

(each gate)

INPUT A	OUTPUT Y
H	H
L	L

# FUNCTION



# GATE (AND/NAND/OR/NOR)

						Technology																				
						Bipolar				CMOS				Advanced CMOS												
Description	No. of Input	Curcuit	Input	Output	Device	TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AMCT	LV	LVC	ALVC	AVC	
POS-AND	2	4		OC	08	X	○	○	○	○	○	○/○	○/○						○/○/○	○/○/○	○	○	○A	○A	○	
				OC	09	X	○	○	○	○	X	X/-														
				OC	15	X	X	X	X	○A																
	6	SCH	BUF	1008				XA	○A																	
				BUF	7001							○/-														
				BUF	808				X	○B		X/-														
3	3		BUF	1808			X	X	X									X/-/-	X/-/-			○A				
			BUF	11		○	X	○A	○	○/○	-/○								X/-/-	X/-/-			○A			
	4	2		BUF	1011				X		○	○/○	X/-					X/-/-	X/-/-			○A				
					21		○		X	A	○	○/○	X/-					X/-/-	X/-/-			○A				
POS-NAND	2	4			8003					X	○								○/○/○	○/○/○	○	○	○A	○A	○	
				OC	00	○	○	○	○A	○	○	○/○	○/○													
				OC	01	X	X	X	X			X/-														
				OC	03	X	○	X	○B			○/○	-/○													
				SCH		24	X																			
				OC	26	X	○																			
				OC	37	X	○	○A		X																
				OC	38	○	○	○B		○																
				SCH		132	X	○	X				○/○	-/○							X/-/-	X/-/-	○	○	○A	
				BUF	1000						XA	○A														
	6			OC	1003					XA																
				OC	7003							X/-														
				OC	39	X						X/-														
				BUF	804					○A	○B		X/-													
	3	3		BUF	1804					XA	X									X/-/○	X/-/○			○A	○A	○
				OC	10	○	○	○A	○	○	○	○/○	-/○							X/-/○	X/-/○			○A	○A	○
				OC	12	X	X		X																	
				BUF	1010				X																	
	4	2	SCH		13	X	X													X/-/-	-X/-					
			SCH		18	X																				
				OC	20	X	○	X	○A	○	○	○/○	-/○							X/-/○	X/-/○			○A		
				OC	22	X	X	X	X																	
				BUF	40	X	X	X	X	X																
				BUF	140					○																
				BUF	1020					X																
			SCH		618	X																				
	8	1			30	X		○	X	○A	○	○	X/-	-/○					X/-/X	○/-/X						
	12	1			134	X																				
	13	1			133	X	○						X/-													
POS-OR	2	4		BUF	32	○	○	○	○A	○	○	○/○	○/○						○/○/○	○/○/○	○	○	○A	○A	○	
			SCH		1032				X	○A																
	6			BUF	7032								○/-													
				BUF	832					○A	○B		X/-													
3	3			1832					XA	X																
					4075							X/-	-/○													
POS-NOR	2	4		BUF	02	○	○	○	○A	○	○	○/○	○/○						X/-/-	X/-/-	○	○	○A	○A	○	
				OC	28	X	X	X	X																	
				OC	33	X	○	○A				X	X/-													
				OC	36																					
				BUF	128	○																				
				BUF	1002				XA																	
			SCH		7002							○/-														
				BUF	1036					XA																
	6			BUF	805					○A	○B		X/-													
				BUF	1805					X	X															
				BUF	27	X	○				○A	○	○	○/○	-/○					X/-/X	X/-/X			○A		
				BUF	23	X																				
	4	2			25	○							X/-													
					4002																					
	5	2			260		○				○															

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74ACT1xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

GATE (EX-OR/EX-NOR/INVERTER/NONINVERTER/etc.)

DATE (EX-OR) EX-NOR INVERTING NON-INVERTING						Technology																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Description	No. of Input	Circuit	Input	Output	Device	Bipolar				CMOS				BiCMOS				Advanced CMOS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
						TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
EX-OR	2	4		OC	136 386	X	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# BUFFER/DRIVER(NON-INVERTING)

Description	No. of Output	Output	Device	Technology															
				Bipolar				CMOS				BiCMOS				Advanced CMOS			
				TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT
NON-INVERTING	4	3S	125	X	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	126	X	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	365	X	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	6	3S	367	X	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	241	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	455	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	465	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	467	X	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	541	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	656	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	747	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		OC	757	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		OC	760	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	1241	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	1244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	2241	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	2244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	2541	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	25241	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	25244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		OC	25757	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		OC	25760	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	10	3S	827	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	2827	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	29827	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	11	R3S	5400	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	5402	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	12	R3S	16903	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	16241	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	16	3S	16244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	16541	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	162241	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	162244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	162541	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	18	3S	16825	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	162825	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	16835	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		R3S	162835	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	20	3S	16827	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
		3S	162827	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
	32	3S	32244	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○

Explanatory notes [Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output OC : Open-Collector Output  
 Status ○ : Product available in technology indicated \* : New product planned in technology indicated  
 X : Discontinued ■ : Not recommended for new designs  
 HC : SN74HCxx / CD74HCxx  
 HCT : SN74HCTxx / CD74HCTxx  
 BCT : SN74BCTxx / SN64BCTxx  
 AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
 ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx



INVERTING	8	3S	240	○	○	○/A1	○A	○	○/○	○/○	○/○	○/○	○A	○A/H○	○/○/○	○/○/○	○	○	○A	○A/Z○A		
		3S	456			X	X						X/-									
		3S	468	X		X																
		3S	540	○		○/○1	X	○/○	○/○	○A/-	○	H○		-H/○	-H/○	○	○	○A	○A			
		3S	655												X/-	X/-						
		3S	746			X																
		OC	756			X	○															
		OC	763				X															
		3S	1240			X																
		R3S	2240			X				○/-	○A											
		R3S	2540			X																
		3S	25240							X/-												
		OC	25756							X/-												
		3S	628											X/-	X/-			○A				
		R3S	2828							X/-												
		3S	29628							XB/-												
		11	R3S	5401							○											
		12	R3S	5403							○											
		3S	16240							○A	○/H○	H○	X	○	○	○		H○A/Z○A	H○			
		3S	16540							○A	○/H○			X	○	○		H○A		X		
		R3S	162240								○/H○									-		
		R3S	162540																	X		
		20	3S	16828											X							
		32	3S	32240							○									X		

INVERTING AND NON-INVERTING	8	3S	230			X	X															
		OC	762			X																

ADDRESS DRIVERS	1-2	3S	16830																		H <sup>+</sup>	
		R3S	162830																		H <sup>+</sup>	
	1-4	3S	16344																		H <sup>+</sup>	
		3S	16831																		H <sup>+</sup>	
		3S	16832																		H <sup>+</sup>	
		R3S	162344																		H <sup>+</sup>	
		R3S	162831																		○/H○	
		R3S	162832																		H <sup>+</sup>	

Explanatory notes [Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output OC : Open-Collector Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# BUS TRANSCEIVER(NON-INVERTING)

				Technology																			
Description	No. of Output	Output	Device	Bipolar				CMOS				BiCMOS				Advanced CMOS							
				TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
NON-INVERTING	4	3S	226			X																	
		3S	440	X																			
		OC	441	X																			
		3S	442	X																			
		3S	443	X																			
		3S	444	X																			
		OC	448	X																			
		3S	449	X																			
		3S	243				OA	X	X	-/0	-/0												
		3S	1243																				
	8	3S	245			OA/A1			OA	OA	OA	OA	OB/H	OB/H	OA/R	OA/R	OA/R	OA/R	OA/R	OA/R	OA/R	OA/R	OA/H
		3S	470															X/H	X/H	X/H	X/H	X/H	
		3S	472															X/H	X/H	X/H	X/H	X/H	
		3S	474															X/H	X/H	X/H	X/H	X/H	
		3S	543															X/H	X/H	X/H	X/H	X/H	
		OC	615				X											X/H	X/H	X/H	X/H	X/H	
		OC	621	X		OA/A1	X	X										X/H	X/H	X/H	X/H	X/H	
		3S	623			OA	X	X		OA	OA	OA	OA	OA	OA	OA	OA	X/H	X/H	X/H	X/H	X/H	
		3SOC	639	X		OA	X											X/H	X/H	X/H	X/H	X/H	
		OC	641			OA/A1												X/H	X/H	X/H	X/H	X/H	
		3S	645			OA/A1				OA	OA	OA	OA	OA	OA	OA	OA	X/H	X/H	X/H	X/H	X/H	
		3S	646			OA				OA	OA	OA	OA	OA	OA	OA	OA	X/H	X/H	X/H	X/H	X/H	
		OC	647	X		X												X/H	X/H	X/H	X/H	X/H	
		3S	652			OA				OA	OA	OA	OA	OA	OA	OA	OA	X/H	X/H	X/H	X/H	X/H	
		3SOC	654	X														X/H	X/H	X/H	X/H	X/H	
		3S	657															X/H	X/H	X/H	X/H	X/H	
		3S	659															X/H	X/H	X/H	X/H	X/H	
		3S	665															X/H	X/H	X/H	X/H	X/H	
		3S	852															X/H	X/H	X/H	X/H	X/H	
		3S	856															X/H	X/H	X/H	X/H	X/H	
		3S	877															X/H	X/H	X/H	X/H	X/H	
		3S	899															X/H	X/H	X/H	X/H	X/H	
		3S	1245				OA											X/H	X/H	X/H	X/H	X/H	
		3S	1645				OA											X/H	X/H	X/H	X/H	X/H	
		3S	2245															X/H	X/H	X/H	X/H	X/H	
		3S	2623					X										X/H	X/H	X/H	X/H	X/H	
		3S	2645						X									X/H	X/H	X/H	X/H	X/H	
		3S	2652							X								X/H	X/H	X/H	X/H	X/H	
		3S	26245															X/H	X/H	X/H	X/H	X/H	
		3S	26543															X/H	X/H	X/H	X/H	X/H	
		3S	26621															X/H	X/H	X/H	X/H	X/H	
		3S	26623															X/H	X/H	X/H	X/H	X/H	
		3S	26641															X/H	X/H	X/H	X/H	X/H	
		3S	26646															X/H	X/H	X/H	X/H	X/H	
		3S	26647															X/H	X/H	X/H	X/H	X/H	
		3S	26652															X/H	X/H	X/H	X/H	X/H	
		3S	26654															X/H	X/H	X/H	X/H	X/H	
		3S	3245															X					
		3S	4245															X					
	8+1P	3SOC	833															X/H	X/H	X/H	X/H	X/H	
		3SOC	853															X/H	X/H	X/H	X/H	X/H	
		3SOC	28633															X/H	X/H	X/H	X/H	X/H	
	9	3SOC	28653				X											X/H	X/H	X/H	X/H	X/H	
		3S	863															X/H	X/H	X/H	X/H	X/H	
	9X4	3S	28663															X/H	X/H	X/H	X/H	X/H	
		3S	28663															X/H	X/H	X/H	X/H	X/H	
	10	3S	16409															X/H	X/H	X/H	X/H	X/H	
		3S	861															X/H	X/H	X/H	X/H	X/H	
10	3S	28661															X/H	X/H	X/H	X/H	X/H		
	3S	28661															X/H	X/H	X/H	X/H	X/H		

Explanatory notes [No. of Output] +P : With Parity Bit

[Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output

OC : Open-Collector Output 3SOC : 3-State Output / Open-Collector Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# BUS TRANSCEIVER (NON-INVERTING)

Description	No. of Output	Output	Device	Technology																			
				Bipolar			CMOS			BiCMOS						Advanced CMOS							
				TTL	LS	S	ALS	AS	F	HC	HCT	BST	ABT	LVT	ALVT	AC	ACT	AHC	AHC Y	LV	LVC	ALVC	AVC
NON-INVERTING	12/24	3S	16268																			X	
		3S	16269																		H/O		
		3S	16270																		H/O		
		3S	16271																		H/O		
		3S	16272																		X		
		3S	162268																		H/O		
	16/32	3S	162269																		H/O		
		3S	162280																		HG/O		
	16	3S	16245										O/A/ H/O	O/B/ H/O	H/O	O	O	*	O		O/A/ H/O/ H/O/ Z/A	H/O/ H/O	O
		3S	16334																		O/H/O	O	
		3S	16470																				
		3S	16543																		O/H/O	H/O	
		3S	16623																		O/H/O	H/O	
		3S	16646											H/O	*	X	O				H/O	H/O	
		3S	16652											H/O	*	O	O				H/O	X	
		3S	16952											H/O			O				H/O	H/O	
		R3S	162245										O/H/O	O/A/ H/O	H/O						R/O		
		R3S	164245																			O/H/O	
	16X3	R3S	162334																			O/H/O	
		3S	32316										H/O										
	16X3	3S	32318										H/O										
		3S	16657																				
	16+2P	3S	16633																				
		3S	16653																				
		3S	16653																				
		3S	16472																				
		3S	16474														X	X					
		3S	16500										O/B	H/O								H/O	
		3S	16501											H/O								H/O	
		3S	16525																			H/O	
		3S	16600																		*	H/O	
		3S	16601																		*	H/O/ H/O	
	18	3S	16634																				
		3S	16663																			H/O	
		3S	16901																			H/O	
		R3S	162500																			H/O	
		R3S	162501																			H/O	
		R3S	162525																			H/O	
		R3S	162500																			H/O	
		R3S	162601																			H/O/ H/O	
		R3S	162634																			H/O/ H/O	
		18/36	3S	16282																			H/O
	R3S		162282																			H/O	
	20	3S	16836																			H/O	
		3S	16681																			H/O	
	32	R3S	162636																			O/H/O	
		3S	32543																				
	36	3S	32552																				
		3S	32245											H/O	H/O						O/H/O	H/O	
	3S	32500												X							H/O		
	3S	32501											H/O								H/O		

Explanatory notes [No. of Output] +P: With Parity Bit

[Output] 3S: 3-State Output R3S: Series Resistor and 3-State Output

OC: Open-Collector Output 3SOC: 3-State Output / Open-Collector Output

Status ○: Product available in technology indicated \* : New product planned in technology indicated

X: Discontinued ■: Not recommended for new designs

HC: SN74HCxx / CD74HCxx

HCT: SN74HCTxx / CD74HCTxx

BCT: SN74BCTxx / SN64BCTxx

AC: 74ACT1xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT: 74ACT1xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

BUS TRANSCEIVER(INVERTING, NON-INVERTING/INVERTING)

70, 75, 80, 85, 90

Description	No. of Output	Output	Device	Technology															
				Bipolar				CMOS				BiCMOS				Advanced CMOS			
				TL	LS	AL	AS	U	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	ALVT	LVT
INVERTING	4	3S	242	X	X	X	X	X	X/-	X/-									
		3S	446	X															
		3S	1242			X													
		R3S	2442			X													
	8	3S	544					X			X/-				X/-	X/-			
		3S	471												X/-	X/-			
		3S	473												X/-	X/-			
		3S	475												X/-	X/-			
		OC	614			X													
		3S	620	X		A	X	X	X/-	X/-	X/-				X/-	X/-			
		OC	622	X		X	X												
		3SOC	638	X		A													
		3S	640			B									X/-	X/-			
		OC	642			A	X				X/-								
		3S	648			A			X/-	X/-	X/-				X/-	X/-			
		OC	649	X		X													
		3S	651	X		A	X		X/-	X/-	X/-				X/-	X/-			
		3SOC	653	X															
		3S	658						X/-	X/-									
		3S	664						X/-	X/-									
		3S	1640																
		3S	2620			X													
		3S	2640				X				X/-								
		3S	2953								X/-								
		3S	25620								X/-								
		3S	25622								X/-								
		3S	25640								X/-								
		3S	25642								X/-								
		3S	25646								X/-								
		3S	25649								X/-								
		3S	25651								X/-								
		3S	25653								X/-								
	8+1P	3SOC	834												X/-	X/-			
		3SOC	854												X/-	X/-			
		3SOC	29634			X					X/-								
		3SOC	29654								X/-								
	9	3S	864												X/-	X/-			
		3S	29864			X					B/-				X/-	X/-			
	10	3S	862			X					XB/-				X/-	X/-			
		3S	16471																
		3S	16544												X	X			
		3S	16650												X	X			
		3S	16640												X	X			
		3S	16646												X	X			
		3S	16651												X	X			
		3S	16662												X	X			
	18	3S	16953												X	X			
		3S	16475												X	X			
		3S	16524												X	X			
		3S	16864												X	X			
NON-INVERTING/INVERTING	8	3S	643	X		X	X		X/-	X/-					X/-	X/-			
		OC	644	X		X	X												
		OC	758			X	X												
		OC	769			X													
		3S	7340						X/-										

Explanatory notes [No. of Output] +P : With Parity Bit

[Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output

OC : Open-Collector Output 3SOC : 3-State Output / Open-Collector Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

DOI: 10.1002/for

111000 0 1 1 100000 100000

06 : 44000 Series) / SN74ACT..... / CD74ACT.....

# LATCH

						Technology																		
Type	Curcuit	Output	PRE CLR	Q /Q	Device	Bipolar				CMOS				BiCMOS				Advanced CMOS						
						TTL	LS	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AG	ACT	AHG	AHC T	LV	LVC	ALVC	AVC
S-R	4	2S		Q	279	X	○	○																
AD	8	2S		Q	259	X	○	○			○/○	○/○					X/-/-	X/-/-						
	8	2S		Q	4724						X/-													
BIS	4	2S		Q	75	X	○				X/-	X/-					○/○							
	4	2S		Q	77						X/-													
	4	2S		Q	375		○				X/-													
	8	2S		Q	100	X																		
R/B	8	3S		Q	990						○													
	8	3S		/Q	991						○	X												
	8	3S	B	Q	666						○	○												
	8	3S	C	Q	996						○	○												
	8	3S	B	/Q	667						○	X												
	9	3S	C	Q	992						○	○												
	9	3S	C	/Q	993						X													
	10	3S		Q	994						○													
	10	3S		/Q	995						X													
D	8	2S	C	Q	119	X					○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S		Q	373						○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S		Q	2373						○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	/Q	533							○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	/Q	573							○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	/Q	563							○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	/Q	580							○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	C	Q	873						○	○	○	○	○	○	○	○	○	○	○	○	○	○
	8	3S	P	Q	880						X	X					X/-/-	X/-/-						
	8	3S	B	Q	845						X	X					X/-/-	X/-/-						
	8	3S	B	Q	29845						X	X					X/-/-	X/-/-						
	8	3S	B	/Q	846						X	X					X/-/-	X/-/-						
	8	3S	B	/Q	29846						X	X					X/-/-	X/-/-						
	9	3S	B	Q	843						○	X					X/-/-	X/-/-						
	9	3S	B	Q	1843						○	X					X/-/-	X/-/-						
	9	3S	B	Q	29843						X	X					X/-/-	X/-/-						
	9	3S	B	/Q	844						X	X					X/-/-	X/-/-						
	9	3S	B	/Q	29844						X	X					X/-/-	X/-/-						
	10	3S		Q	841						○	X					X/-/-	X/-/-					○	A
	10	3S		Q	29841						X	X					X/-/-	X/-/-						
	10	3S	/Q	842							X	X					X/-/-	X/-/-						
	10	3S	/Q	29842							X	X					X/-/-	X/-/-						
	12/24	3S		Q	16260												H(○)							H(○)
	12/24	3S		Q	16260												H(○)							H(○)
	16	3S		Q	16373							○	A	H(○)	H(○)	○	○	○	○	○	○	○	○	○
	16	3S	/Q	16533													X							
	16	3S		Q	162373																			X
	18	3S	B	Q	16843												○							X
	20	3S		Q	16841												○							H(○)
	20	3S		Q	162841												○							H(○)
	32	3S		Q	32373												H(○)	H(○)					H(○)	A

Explanatory notes [Type] S-R : S-R Latch AD : Addressable Latch BIS : Bistable Latch

R-B : Read-Back Latch D : D-Type Transparent Latch

[PRE · CLR] B : Preset and Clear C : Clear Only

[Output] 2S : Totem-Pole Output 3S : 3-State Output

[Q · /Q] B : Q · /Q-Output Q : Q-Output /Q : /Q-Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# SHIFT REGISTER

							Technology																			
Input Type	Output Type	No. of Bit	CLR	Shift	Output	Device	Bipolar				CMOS		BiCMOS				Advanced CMOS									
							TTL	LS	S	ALS	AS	P	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHC T	LV	LVC	ALVC	AVC
S/P	S/P	4		R	2S	178	X																			
				C	R	2S	179	X																		
				R	2S	195	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
				B	2S	95	X	X																		
		5	B	2S	295	X	C																			
			C	R	3S	395	X	A																		
			C	B	2S	194	X	A	X				X	X	X	X	X	X	X	X	X	X	X	X	X	X
			C	R	2S	96	X	X					X	X	X	X	X	X	X	X	X	X	X	X	X	X
		8	C	R	3S	322	X																			
			C	B	2S	198	X																			
			C	B	3S	299	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			C	B	3S	323	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			C	B	2S	199	X																			
S/P	S	8		R	2S	165	X	A																		
			C	R	2S	166	X	A																		
S	S/P	8	C	R	2S	164	X		A																	
S	P	10	C		2S	898																				
S	S	8		R	2S	91	X	X																		
P	S	16		C	R	2S	94	X																		
				C	R	3S	674																			

## SHIFT REGISTER WITH LATCH

							Technology																						
Input Type	Output Type	No. of Bit	CLR	Shift	Output	Device	Bipolar			CMOS			BiCMOS			Advanced CMOS													
							1TL	LS	S	ALS	AS	LS	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHC	LV	LVC	ALVC	AVC			
S/P	S/P	4	C	B	3S	671	X	X																					
		4	C	B	3S	672	X	X																					
		8	C	B	2S	598																							
S	S/P	8	C	R	3S	599																							
		8	C	R	OC	599	X	X																					
		8	C	R	OC	599																							
		8	C	R	2S	594																							
		16	C	B	3S	673																							
S/P	S	8	C	R	2S	597																							

Explanatory notes [Input/Output Type] S : Serial P : Parallel S/P : Alternative Serial/Parallel  
 [CLR] C : With Clear  
 [Shift] R : Right-Shift B : Alternative Shift Right/Left  
 [Output] 2S : Totem-Pole Output 3S : 3-State Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated  
 X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx  
 HCT : SN74HCTxx / CD74HCTxx  
 BCT : SN74BCTxx / SN64BCTxx  
 AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
 ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## REGISTER(ETC)

Description	Device	Technology															
		Bipolar				CMOS				BiCMOS				Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT
REGISTER FILES 8WX2B	172	X															
REGISTER FILES 4WX4B	170	X															
REGISTER FILES 4WX4B	670							-I/O	-I/O								
REGISTER FILES 16WX5B	670				X									X/-/-	X/-/-		
REGISTER FILES 16WX5B	656													X/-/-	X/-/-		
REGISTER FILES 16WX6B	671				X												
REGISTER FILES 32WX4B	659													X/-/-	X/-/-		
MUX WITH STRAGE	298	X				A		X/-									
MUX WITH STRAGE	366	X															
4BIT BUS-BUFFER REGISTER	173	X	A					X/I/O	-I/O								
8BIT STORAGE REGISTER	396	X												X/-/-	X/-/-		
	616													X/-/-	X/-/-		
	619													X/-/-	X/-/-		
8BIT DIAGNOSTICS/PIPELINE REGISTER	2981B			X						X/-							

Status ○ : Product available in technology indicated \* : New product planned in technology indicated  
 X : Discontinued ■ : Not recommended for new designs  
 HC : SN74HCxx / CD74HCxx  
 HCT : SN74HCTxx / CD74HCTxx  
 BCT : SN74BCTxx / SN64BCTxx  
 AC : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
 ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## MONOSTABLE MULTIVIBRATOR

				Technology																		
Circuit	CLR	Retrigger	Device	Bipolar				CMOS				BiCMOS				Advanced CMOS						
				TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC
1			121																			
	C	R	122	X																		
	C	R	422	X																		
2			123							-I/O	-I/O							A	A			
	C	R	221							-I/O	-I/O											
	C	R	423							-I/O	-I/O											
	C	R	453B							-I/O	-I/O											

Explanatory notes [CLR] C : With Clear

[Retrigger] R : With Retrigger

Status ○ : Product available in technology indicated \* : New product planned in technology indicated  
 X : Discontinued ■ : Not recommended for new designs  
 HC : SN74HCxx / CD74HCxx  
 HCT : SN74HCTxx / CD74HCTxx  
 BCT : SN74BCTxx / SN64BCTxx  
 AC : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
 ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx



Explanatory notes	<p>[DEC-BIN] DEC : Decoder BIN : Binary Counter OHE : Other          [ASYN-SYN] ASYN : Asynchronous SYN : Synchronous          [Up/Down] Y : Up/Down          [CLR] A : With Asynchronous Clear S : With Synchronous Clear          [LOAD] A : With Asynchronous Clear S : With Synchronous Clear 9 : Preset 9          [ETC] D : 2-Curcuit R : With Series Register J : Johnson Counter 12 : Divide By-Twelve Counter</p> <p>Status <input type="radio"/> : Product available in technology indicated <input type="radio"/> : New product planned in technology indicated</p> <p>X : Discontinued ■ : Not recommended for new designs</p> <p>HC : SN74HCxx / CD74HCxx          HCT : SN74HCTxx / CD74HCTxx          BCT : SN74BCTxx / SN64BCTxx          AC : 74AC1xx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx          ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx</p>
-------------------	---

## RATE MULTIPLIER/FREQUENCY DIVIDERS

Description		Device	Technology																			
			Bipolar					CMOS		BiCMOS			Advanced CMOS									
			TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
FREQUENCY DIVIDERS	56			X																		
FREQUENCY DIVIDERS	57			X																		
6BIT BINARY RATE MULTIPLIER	97			X																		
DECADE RATE MULTILIER	167			X																		
PROGRAMABLE FREQUENCY DIVIDER/DIGITAL TIMERS	292			X																		
	294			X																		

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## DATA SELECTOR/MULTIPLEXER

					Technology																			
					Bipolar					CMOS		BiCMOS				Advanced CMOS								
No. of Input/output	Output	Curcuit	ETC	Device	TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
16/1	2S	1		150													X/H	X/H						
	3S	1		250													X/H	X/H						
	3S	1		850																				
	3S	1		851																				
	2S	1		4067							X/H													
8/1	2S	1		151	X/A						B						X/H	X/H						
	2S	1		152							X/H													
	3S	1		251	X		X		X		B						X/H	X/H	X					
	3S	1		354							X/H													
	3S	1		356	X						X/H													
	3S	1		4051							X/H													
	3S	1		4351							X/H													
	OC	1		355	X																			
4/1	3S	2		352	X		X	X	X	X	X/H						X/H	X/H						
	3S	2		153	X		X				X/H						X/H	X/H						
	3S	2		253							X/H						X/H	X/H						
	3S	2		353	X				X	X	X/H						X/H	X/H						
	3S	2		4052							X/H						X/H	X/H						
	3S	2		4352							X/H						X/H	X/H						
	3S	4		15460										H										X
2/1	3S	4		162460										H										
	2S	1		157	X						X/A						X/H	X/H						
	2S	1		158							X/A						X/H	X/H						
	2S	4	S	399																				
	3S	1		257							B						X/H	X/H						
	3S	1		288							B						X/H	X/H						
	3S	4		4053							X/H						X/H	X/H						
	3S	6	U	857							X													
	3S	8	S	604	X						X													
	OC	8	S	605	X																			
	3S	8	S	606	X																			
	OC	8	S	607	X																			
16	3S	16	AD	16254																				

Explanatory notes [Output] 2S : Toilem pole Output 3S : 3-State Output OC : Open-Collector Output

[ETC] S : Storage Register

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# DECODER/DEMULTIPLEXER

No. of Input/output					Technology																				
Output					Bipolar				CMOS				BiCMOS				Advanced CMOS								
					TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC	
4/16	2S	1	AD	4514							X/0	-/0													
	2S	1	AD	4515							X/0	-/0													
	3S	1		154							X/0	-/0					X/-	X/-							
	OC	1		159																					
4/10	2S	1	BD	42	X	A						-/0	-/0												
	2S	1	BD	43	X																				
	2S	1	BD	44	X																				
3/8	2S	1		238							X/0	-/0					X/-	X/-							
	2S	1		138																					
	2S	1	AD	237							X/0	-/0													
	2S	1	AD	137	X					X	X/0	X/0													
	2S	1	AD	131						X	X														
2/4	2S	2		139						X	X/0	X/0					X/-	X/-							
	2S	2		239							X/-														
	2S	2		155	X																				
	OC	2		156	X																				

Explanatory notes [Output] 2S : Totem pole Output 3S : 3-State Output OC : Open-Collector Output  
[ETC] AD : Address Latch BD : BCD TO DECIMAL

Status ○ : Product available in technology indicated \* : New product planned in technology indicated  
X : Discontinued ■ : Not recommended for new designs  
HC : SN74HCxx / CD74HCxx  
HCT : SN74HCTxx / CD74HCTxx  
BCT : SN74BCTxx / SN64BCTxx  
AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## CODE CONVERTER, PRIORITY ENCODER/REGISTER

Description	Device	Technology															
		Bipolar				CMOS				BiCMOS				Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT
CODE CONVERTER	184	X															
CODE CONVERTER	185	X															
10-4 PRIORITY ENCODER	147	X	X					-/0	-/0								
8-3 PRIORITY ENCODER	148	X					X										
8-3 PRIORITY ENCODER	348																
4BIT CASCADABLE PRIORITY REGISTER	278	X															

Status ○ : Product available in technology indicated \* : New product planned in technology indicated  
X : Discontinued ■ : Not recommended for new designs  
HC : SN74HCxx / CD74HCxx  
HCT : SN74HCTxx / CD74HCTxx  
BCT : SN74BCTxx / SN64BCTxx  
AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# Display Decoder/Driver

Function			V <sub>OH</sub> (V)	Device	Technology															
					Bipolar				CMOS				BiCMOS				Advanced CMOS			
					TTL	LS	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
D	30	45	○																	
D	60	141	X																	
D	15	145	○	○																
D	7	445	○	X																
7	30	46	X																	
7	15	47	○	A																
7	5.5	48	X	X																
7	5.5	49	X	X																
7	30	246	X																	
7	15	247	X	○																
7	7	347																		
7	7	447																		
7	5.5	248	X																	
7	5.5	249	X																	
B	7	142	X																	
B	7	143	X																	
B	7	144	X																	

Explanatory notes [Function] D : BCD TO DECIMAL. 7 : BCD TO 7-SEGMENT. B : COUNTER/LATCH/DECODER/DRIVER

[V<sub>OH</sub>] Off-Stage Output Voltage(V)

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## COMPARATOR

No. of Bit	Input	P=Q	P>Q	P<Q	Output	Device	Technology											
							Bipolar				CMOS				BICMOS			
							TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT
4	S	Y	N	Y	Y	2S	85	X	○	○	X	X	X/A/○	-/○				
6	S	N	Y	N	N	2S	28096				X							
8	20	Y	N	N	N	OC	518			○		X						
8	20	N	Y	N	N	OC	520			○	X						X/-/-	X/-/-
8	20	N	Y	N	N	OC	522			X								
8	20	N	Y	Y	N	2S	652		○				○/-					
8	20	N	Y	Y	N	OC	653	X										
8	S	Y	N	N	N	OC	519			X	X							
8	S	N	Y	N	N	2S	521			○		○					X/-/-	X/-/-
8	S	N	Y	Y	N	2S	654		○				○/-					
8	S	N	Y	Y	N	OC	655	X										
8	S	N	Y	Y	N	2S	656	X										
8	S	N	Y	Y	N	OC	657	X										
8	S	N	Y	N	N	2S	658		○				○/○	-/○				
8	S	N	Y	N	N	OC	659	X	X								X/-/-	X/-/-
8	S	Y	N	Y	Y	2S	660										X/-/-	X/-/-
8	S	N	N	Y	Y	2S	655										X/-/-	X/-/-
8	LP	N	N	Y	Y	2S	885			○							X/-/-	X/-/-
8	LPQ	Y	N	Y	Y	OC	866			X/A								
9	-	N	Y	N	N	2S	29809			X								

Explanatory notes [Input] S : Standard 20 : 20-kW Pullup Resistors LP : P-Port Latch LPQ : L,P-port Latch

[P=Q, P>Q, P<Q] Y : Yes N : No

[Output] 2S : Totem Pole Output. OC : Open-Collector Output

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

ADDRESS COMPARATOR - FUSE/PROGRAMMABLE IDENTITY COMPARE									
		Bipolar		CMOS		Technology		Advanced CMOS	
Explanatory notes [Function] A : Address Comparator F : Fuse-Programmable Identity Comparators [ETC] OE : Output-With Enable L : Output-With Latch Status <input type="radio"/> : Product available in technology indicated <input type="radio"/> : New product planned in technology indicated <input checked="" type="radio"/> : Discontinued <input type="checkbox"/> : Not recommended for new designs HC : SN74HCxx / CD74HCxx HCT : SN74HCTxx / CD74HCTxx BCT : SN74BCTxx / SN64BCTxx AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx									

No. of Bit	Device	Technology																		
		Bipolar								CMOS										
		TL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LYT	ALVT	AC	ACT	AHC	AHC	LY	LVC	ALVC
8	180	X																		
8	280	X	○	○	○		○	B	X	X				X/-	X/-					
9	286						○	X	X					X/-	X/-					

Status ○ : Product available in technology indicated    \* : New product planned in technology indicated  
 X : Discontinued    ■ : Not recommended for new designs  
 HC : SN74HCxx / CD74HCxx  
 HCT : SN74HCTxx / CD74HCTxx  
 BCT : SN74BCTxx / SN74BCTxx  
 ABT : 74AC11xx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
 ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

[illegible]

Status ○: Product available in technology indicated \* : New product planned in technology indicated  
 X : Discontinued ■ : Not recommended for new designs  
 HC : SN74HCxx / CD74HCxx  
 HCT : SN74HCTxx / CD74HCTxx  
 BCT : SN74BCTxx / SN64BCTxx  
 AC : 74AC11xx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx  
 AGT : 74ACT11xx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# ACCUMULATORS, ARITHMETIC LOGIC UNIT(ALU), LOOK-AHEAD CARRY GENERATOR

Description	Device	Technology											
		Bipolar				CMOS		BiCMOS		Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT
4BIT PARALLEL BINARY ACCUMULATORS	281		X	X									
4BIT PARALLEL BINARY ACCUMULATORS	681		X	X									
4BIT ALU/FUNCTION GENERATORS	181	X	X	X	X	○A						X/-/-	X/-/-
4BIT ALU/FUNCTION GENERATORS	381	X	X	X									
4BIT ALU/FUNCTION GENERATORS	881					XA						X/-/-	X/-/-
4BIT ALU WITH RIPPLE CARRY	382	X				X							
LOOK AHEAD CARRY GENERATORS	284					X							
LOOK AHEAD CARRY GENERATORS	182	X		○		X							
LOOK AHEAD CARRY GENERATORS	282					X							
LOOK AHEAD CARRY GENERATORS	882					XA						X/-/-	X/-/-
QUAD SERIAL ADDER/SUBTRACTOR	385	X											

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## ADDER

Description	Device	Technology											
		Bipolar				CMOS		BiCMOS		Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT
4BIT BINARY FULL ADDER	83	X	X										
4BIT BINARY FULL ADDER	283	X	○	○			○	-/○	-/○			-/-/○	-/-/○
DUAL CARRY SAVE FULL ADDER	183	X											
GATED FULL ADDER	80	X											
2BIT BINARY FULL ADDER	82	X											

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

## MULTIPLIER

Description	Device	Technology											
		Bipolar				CMOS		BiCMOS		Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT
2-4 PARALLEL BINARY MULTIPLIERS	281	X											
2-4 PARALLEL BINARY MULTIPLIERS	284	X											
4-4 PARALLEL BINARY MULTIPLIERS	285	X											
2'S COMPLEMENT MULTIPLIERS	384	X											

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# MEMORY

Description	Device	Technology													
		Bipolar				CMOS				BICMOS		Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT
MEMORY REFRESH CONTROLLERS	600	X													
MEMORY REFRESH CONTROLLERS	601	X													
MEMORY REFRESH CONTROLLERS	603	X													
MEMORY CYCLE CONTROLLER	608	X													
MEMORY MAPPERS	612	X													
MEMORY MAPPERS	613	X													
MEMORY MAPPERS WITH LATCH	610	X													
MEMORY MAPPERS WITH LATCH	611	X													
MULTI-MODE LATCH	412		X												
3-8 MEMORY DECIDER	2414														

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# CLOCK GENERATOR CIRCUIT

Description	Device	Technology													
		Bipolar				CMOS				BICMOS		Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT
QUAD COMPLEMENTARY-OUTPUT LOGIC	285	X													
DUAL PULSE SYNCHRONIZERS/DRIVERS	120	X													
CRYSTAL-CONTROLLED OSCILLATORS	320	X													
CRYSTAL-CONTROLLED OSCILLATORS	321	X													
DIGITAL PHASE-LOCK LOOP	297							-f/2	-f/2					-f/2	

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# SWITCH, SHIFTER, ERROR DETECTION CORRECTION CIRCUIT, HARD DISK DRIVER

Description	Device	Technology													
		Bipolar				CMOS				BICMOS		Advanced CMOS			
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT
QUAD BILATERAL SWITCHES	4016							-f/2							
DUAL PULSE SYNCHRONIZERS/DRIVERS	4066							-f/2	-f/2						
4BIT SHIFTERS	350		X				X	-f/2	-f/2						
8BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	636	X													
	637	X													
16BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	616			X											
	617														
	630	X													
	631	X													
	632			X	X										
32BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	633			X	X										
	634			X	X										
	635			X	X										
HARD DISK DRIVER	1250														

Status ○ : Product available in technology indicated \* : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS : 11000 Series) / SN74ACTxx / CD74ACTxx

# **PIN ASSIGNMENTS**






## Pin Assignments

**00**

### QUADRUPLE 2-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = A \cdot B$$




See page 139

**04**

### HEX INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 143

**01**

### QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = A \cdot B$$




See page 140

**U04**

### HEX INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 144

**02**

### QUADRUPLE 2-INPUT POSITIVE-NOR GATES WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:

$$Y = A + B$$




See page 141

**05**

### HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = \bar{A}$$




See page 144

**03**

### QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = A \cdot B$$




See page 142

**06**

### HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:

$$Y = \bar{A}$$




See page 145

## Pin Assignments

**07**

**HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS**

positive logic:  
 $Y = \bar{A}$




See page 145

**11**

**TRIPLE 3-INPUT POSITIVE-AND GATES**

positive logic:  
 $Y = A \cdot B \cdot C$




See page 149

**08**

**QUADRUPLE 2-INPUT POSITIVE-AND GATES**

positive logic:  
 $Y = A \cdot B$




See page 146

**14**

**HEX SCHMITT-TRIGGER INVERTERS**

positive logic:  
 $Y = \bar{A}$




See page 150

**09**

**QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS**

positive logic:  
 $Y = A \cdot B$




See page 147

**16**

**HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS**

positive logic:  
 $Y = \bar{A}$




See page 151

**10**

**TRIPLE 3-INPUT POSITIVE-NAND GATES**

positive logic:  
 $Y = \overline{A \cdot B \cdot C}$




See page 148

**17**

**HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS**

positive logic:  
 $Y = A$



See page 151


## Pin Assignments

19

### HEX SCHMITT-TRIGGER INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 152

20

### DUAL 4-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = A \cdot B \cdot C \cdot D$$



NC - No internal connection


See page 153

21

### DUAL 4-INPUT POSITIVE-AND GATES

positive logic:

$$Y = A \cdot B \cdot C \cdot D$$



NC - No internal connection


See page 154

25

### DUAL 4-INPUT POSITIVE-NOR GATES WITH STROBE

positive logic:

$$Y = G \cdot (A + B + C + D)$$




See page 154

26

### QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

positive logic:

$$Y = \bar{A} \cdot \bar{B}$$




See page 155

27

### TRIPLE 3-INPUT POSITIVE-NOR GATES

positive logic:

$$Y = A + B + C$$




See page 155

30

### 8-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$$




NC - No internal connection

See page 156

31


### DELAY ELEMENTS



NC - No internal connection

See page 156


## Pin Assignments



See page 157

### 33 QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS


positive logic:  
 $Y = A + B$



See page 158

### 35 HEX NONINVERTERS WITH OPEN-COLLECTOR OUTPUTS


positive logic:  
 $Y = A$




See page 158

### 37 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

positive logic:  
 $Y = A \cdot B$




See page 159




See page 159

### 42 4-LINE-TO-10-LINE DECODERS



See page 160

### 45 BCD-TO-DECIMAL DECODER/DRIVER




See page 162

## Pin Assignments

47

### BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS



See page 164


51

### AND-OR-INVERT GATES

'51, 'S51 DUAL 2-WIDE 2-INPUT

positive logic:

$$Y = AB + CD$$




### AND-OR-INVERT GATES

'LS51 2-WIDE 3-INPUT, 2-WIDE 2-INPUT

positive logic:

$$1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$$

$$2Y = (2A \cdot 2B) + (2C \cdot 2D)$$




See page 166

64

### 4-2-3-2 INPUT AND-OR INVERT GATE

positive logic:


$$Y = ABCD + EF + GHI + JK$$



See page 167

73


### DUAL J-K FLIP-FLOPS WITH CLEAR



See page 168

74


### DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 170

75

### 4-BIT BISTABLE LATCHES




See page 172

## Pin Assignments

85

### 4-BIT MAGNITUDE COMPARATORS




See page 173

86

### QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

positive logic:


$$Y = A \oplus B \text{ or } Y = \bar{A}B + A\bar{B}$$



See page 174

90

### DECADE COUNTER




NC – No internal connection

See page 175

92

### DIVIDE-BY-TWELVE COUNTERS




NC – No internal connection

See page 176

93

### 4-BIT BINARY COUNTERS




NC – No internal connection

See page 177

97


### SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER



See page 178

107


### DUAL J-K FLIP-FLOPS WITH CLEAR



See page 180

109

### DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR




See page 182

## Pin Assignments

**112**


**DUAL J-K NEGATIVE-EDGE-TRIGGERED  
FLIP-FLOPS WITH PRESET AND CLEAR**



See page 184

**124**


**DUAL VOLTAGE-CONTROLLED OSCILLATORS  
WITH ENABLE INPUTS**



See page 189

**121**

**MONOSTABLE MULTIVIBRATOR**




NC - No internal connection

See page 186

**125**

**QUADRUPLE BUS BUFFER GATES  
WITH THREE-STATE OUTPUTS**


positive logic:  
 $Y = A$



See page 190

**122**

**RETRIGGERABLE MONOSTABLE MULTIVIBRATORS  
WITH CLEAR**




NC - No internal connection

See page 187

**126**

**QUADRUPLE BUS BUFFER GATES  
WITH THREE-STATE OUTPUTS**


positive logic:  
 $Y = A$



See page 191

**123**

**DUAL RETRIGGERABLE MONOSTABLE  
MULTIVIBRATORS WITH CLEAR**




See page 188

**128**


**SN54128...75-Ω LINE DRIVER  
SN74128...50-Ω LINE DRIVER**

positive logic:  
 $Y = A + B$



See page 192






See page 192

**133**

### 13-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M$$




See page 193

**136**

### QUAD 2-INPUT EXCLUSIVE-OR GATES WITH OPEN COLLECTOR OUTPUTS

positive logic:


$$Y = A \oplus B = \bar{A}B + A\bar{B}$$




See page 193

**137**

### 3-TO 8-LINE DECODERS/DEMULIPLEXERS WITH ADDRESS LATCHES




See page 194



See page 196

**139**

### DUAL 2-TO-4-LINE DECODERS/DEMULIPLEXERS




See page 198

**140**

### DUAL 4-INPUT POSITIVE-NAND 50-Ω LINE DRIVERS

positive logic:


$$Y = ABCD$$



See page 200


**145**

### BCD-TO-DECIMAL DECODERS/DRIVERS FOR LAMPS, RELAYS, MOS




See page 201

## Pin Assignments




See page 202



See page 208

### 148


8-TO-3-LINE OCTAL PRIORITY ENCODERS



See page 204

### 153


DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS



See page 210

### 150


1-OF-16 DATA SELECTOR



See page 206

### 154

4-LINE TO 16-LINE DECODER/DEMULPLEXER




See page 212

## Pin Assignments

**155**

**156**

DECODERS/DEMULPLEXERS




See page 214, 216

**161**

**163**

SYNCHRONOUS 4-BIT BINARY COUNTERS




See page 224, 226

**157**

**158**


QUAD 2-TO 1-LINE DATA SELECTORS/MULTIPLEXERS



See page 218, 220

**164**


8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTERS



See page 228

**159**


4-TO-16 LINE DECODER/DEMULPLEXER



See page 222

**165**

8-BIT SHFT REGISTERS




See page 230

## Pin Assignments

**166**


**8-BIT SHIFT REGISTERS**



See page 232

**169**


**4-BIT UP/DOWN SYNCHRONOUS BINARY COUNTERS**



See page 234

**170**


**4-BY-4-REGISTER FILES**



See page 236

**173**


**4-BIT D-TYPE REGISTERS**



See page 238

**174**


**HEX D-TYPE FLIP-FLOPS**



See page 240

**175**


**QUAD D-TYPE FLIP-FLOPS**



See page 241


**181**

**ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**




See page 242

## Pin Assignments




See page 244




See page 252

### 190 191 SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS




See page 246, 248

### 194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS




See page 254

### 192 PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN COUNTERS




See page 250

### 195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS




See page 256

## Pin Assignments




See page 258




See page 266

### 237 3-TO-8 LINE DECODER DEMULTIPLEXER WITH ADDRESS LATCHES




See page 260

### 243 QUADRUPLE BUS TRANSCEIVERS




See page 268

### 238 3-TO-8-LINE DECODERS/DEMULTIPLEXERS




See page 262

### 244 OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS




See page 270

### 240 OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 264


### 245 OCTAL BUS TRANSCEIVERS



See page 272


## Pin Assignments

### 247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS WITH RIPPLE BLANKING




See page 274

### 250 1-OF-16 DATA GENERATOR/MULTIPLEXER




See page 276

### 251 DATA SELECTORS/MULTIPLEXERS




See page 278

### 253 DUAL DATA SELECTORS/MULTIPLEXERS




See page 280

### 257 QUAD DATA SELECTORS/MULTIPLEXERS




See page 282

### 258 QUAD DATA SELECTORS/MULTIPLEXERS




See page 284

### 259 8-BIT ADDRESSABLE LATCHES



See page 286

### 260 DUAL 5-INPUT POSITIVE-NOR GATES



See page 288

## Pin Assignments


**265**

### QUAD COMPLEMENTARY-OUTPUT ELEMENTS

positive logic:

$$Y = \bar{A}, W = A$$

$$Y = AB, W = \bar{A}B$$




See page 289

**266**

### QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:


$$Y = A \oplus B$$



See page 290

**273**


### OCTAL D-TYPE FLIP-FLOPS



See page 291

**276**


### QUAD J-K FLIP-FLOPS



See page 292

**279**


### QUAD S-R LATCHES



See page 293

**280**


### 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS



See page 294

**283**


### 4-BIT BINARY FULL ADDERS



See page 296

**286**


### 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS WITH BUS DRIVER PARITY I/O PORT



See page 298




## Pin Assignments




See page 300

### 293 4-BIT BINARY COUNTERS




See page 302

### 294 PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER




See page 304

### 297 DIGITAL PHASE-LOCKED-LOOP FILTERS




See page 306




See page 308

### 299 8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS




See page 310

### 321 CRYSTAL-CONTROLLED OSCILLATOR



See page 312

### 323 8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS




See page 314

## Pin Assignments

**348**

**8-LINE TO 3-LINE PRIORITY ENCODER**




See page 316

**354**

**356**


**8-INPUT MULTIPLEXERS/REGISTERS 3-STATE**



See page 318, 320

**365**

**HEX BUS DRIVERS**




See page 322

**366**

**HEX BUS DRIVERS**


**HEX BUFFERS/LINE DRIVERS 3-STATE**



See page 323

**367**


**HEX BUS DRIVERS**



See page 324

**368**


**HEX BUS DRIVERS**



See page 324

**373**


**OCTAL D-TYPE LATCHES**



See page 325


## Pin Assignments

### 374 OCTAL D-TYPE FLIP-FLOPS




See page 326

### 375 4-BIT BISTABLE LATCHES




See page 327

### 377 OCTAL D-TYPE FLIP-FLOPS




See page 328

### 378 HEX D-TYPE FLIP-FLOPS




See page 329

### 390 DUAL DECADE COUNTERS




See page 330

### 393 DUAL 4-BIT BINARY COUNTERS




See page 331

### 395 4-BIT UNIVERSAL SHIFT REGISTERS



See page 332

### 399 QUAD 2-INPUT MULTIPLEXER WITH STORAGE



See page 334


## Pin Assignments

**423**

### RE-TRIGGERABLE MONO-STABLE MULTIVIBRATOR

positive logic:


$Y = A$



See page 335

**442**


### QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS



See page 336

**465**


### OCTAL BUFFERS WITH 3-STATE OUTPUTS



See page 338

**518**

### 8-BIT IDENTITY COMPARATOR




See page 340

**520**

**521**


### 8-BIT IDENTITY COMPARATOR



See page 342, 344

**533**


### OCTAL D-TYPE TRANSPARENT LATCHES



See page 346

**534**

### OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS




See page 347

**540**


**541**

### OCTAL BUFFERS AND LINE DRIVERS



See page 348, 349


## Pin Assignments



See page 350

### 561


#### SYNCHRONOUS 4-BIT COUNTER



See page 352

### 563


#### OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS




See page 354

### 564

#### OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS




See page 355



See page 356

### 573


#### OCTAL D-TYPE TRANSPARENT LATCHES



See page 358

### 574


#### OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS



See page 359


### 575

#### OCTAL D-TYPES EDGE-TRIGGERED FLIP-FLOPS




NC – No internal connection

See page 360




See page 361



See page 366

## 577

### OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS




See page 362

NC – No internal connection

## 593


### 8-BIT BINARY COUNTER WITH INPUT REGISTER



See page 368

## 580


### OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS



See page 363

## 594


### 8-BIT SHIFT REGISTER WITH OUTPUT LATCH



See page 370

## 590


### 8-BIT BINARY COUNTER WITH OUTPUT REGISTER



See page 364

## 595

### 8-BIT SHIFT REGISTER WITH OUTPUT LATCH




See page 372, 374

## Pin Assignments

**597**


**8-BIT SHIFT REGISTER WITH INPUT LATCH**



See page 376

**598**

**8-BIT SHIFT REGISTERS**




See page 378

**620**

**621**

**623**


**OCTAL BUS TRANSCEIVERS**



See page 380, 381, 382

**624**

**VOLTAGE-CONTROLLED OSCILLATOR**




NC – No internal connection

See page 383

**628**

**VOLTAGE-CONTROLLED OSCILLATOR**




NC – No internal connection

See page 384

**629**


**VOLTAGE-CONTROLLED OSCILLATOR**



See page 385


## Pin Assignments

### 638 OCTAL BUS TRANSCEIVERS




See page 386

### 641 645 OCTAL BUS TRANSCEIVERS




See page 389, 391

### 639 OCTAL BUS TRANSCEIVERS




See page 387

### 646 647 648 OCTAL BUS TRANSCEIVERS AND REGISTERS




See page 392, 394, 396

### 640 642 OCTAL BUS TRANSCEIVERS



See page 388, 390


### 651 652 653 654 OCTAL BUS TRANSCEIVERS AND REGISTERS




See page 398, 400, 402, 404



## Pin Assignments




See page 406




See page 414

**666**  
**667**  
8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES




See page 408, 410

**673**  
16-BIT SHIFT REGISTER




See page 416

**669**  
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER



See page 412

**674**  
16-BIT SHFT REGISTER




See page 418

NC - No internal connection

## Pin Assignments

**679**

**ADDRESS COMPARATOR**




See page 420

**682**

**684**


**8-BIT IDENTITY COMPARATOR**



See page 422, 424

**686**

**8-BIT IDENTITY COMPARATOR**




NC - No internal connection

See page 426

**688**


**8-BIT IDENTITY COMPARATOR**



See page 428

**697**


**699**  
**SYNCHRONOUS UP/DOWN COUNTER**  
**WITH OUTPUT REGISTER, MULTIPLEXED**  
**THREE-STATE OUTPUT**



See page 430, 432

**756**

**OCTAL BUFFER/LINE DRIVER/LINE RECEIVER**  
**WITH OPEN-COLLECTOR OUTPUTS**




See page 434

## Pin Assignments

**757**


**OCTAL BUFFER/LINE DRIVER/LINE RECEIVER  
WITH OPEN-COLLECTOR OUTPUTS**



See page 435

**760**

**OCTAL BUFFER/LINE DRIVER/LINE RECEIVER  
WITH OPEN-COLLECTOR OUTPUTS**




See page 436

**804**

**HEX 2-INPUT NAND DRIVERS**

positive logic:

$$A = A \cdot B$$




See page 437

**805**

**HEX 2-INPUT NOR DRIVERS**

positive logic:

$$Y = A + B$$




See page 438

**808**

**HEX 2-INPUT AND DRIVERS**

positive logic:


$$Y = A + B$$



See page 438

**821**


**10-BIT BUS INTERFACE FLIP FLOPS  
WITH 3-STATE OUTPUT**



See page 439

**823**


**9-BIT BUS INTERFACE FLIP-FLOP  
WITH 3-STATE OUTPUT**



See page 440

**825**

**8-BIT BUS INTERFACE FLIP-FLOP  
WITH 3-STATE OUTPUT**




See page 442

## Pin Assignments

**827**

**10-BIT BUFFER/BUS DRIVERS**



See page 444

**828**

**10-BIT BUFFERS/BUS DRIVERS**




See page 444

**832**

**HEX 2-INPUT OR DRIVERS**

positive logic:  
Y=A+B



See page 445

**833**


**10-BIT TO 9-BIT PARITY BUS TRANSCEIVERS**



See page 446

**841**


**10-BIT BUS INTERFACE D-TYPE LATCHES  
WITH 3-STATE OUTPUTS**



See page 448

**843**

**9-BIT BUS INTERFACE D-TYPE LATCHES  
WITH 3-STATE OUTPUTS**



See page 450

**853**


**8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS**




See page 452

**857**

**HEX 2-TO-1 UNIVERSAL MULTIPLEXERS**




See page 454



See page 456

## 863

### 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS




NC – No internal connection

See page 457

## 867

### 869


### 8-BIT SYNCHRONOUS BIDIRECTIONAL COUNTER




See page 458, 460

## 870

### DUAL 16-BY 4-BIT REGISTER FILES




See page 462



See page 464

## 874

### DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS




NC – No internal connection

See page 465

## 876

### DUAL 4-BIT D-TYPE FLIP-FLOPS



See page 466

## 885

### 8-BIT MAGNITUDE COMPARATOR




See page 468

## Pin Assignments

**990**


**8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES**



See page 470

**992**


**9-BIT D-TYPE TRANSPARENT**



See page 471

**994**


**10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES**



See page 472

**996**


**8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES**



See page 474

**1000**


**QUAD 2-INPUT NAND BUFFERS/DRIVERS**



See page 476

**1004**


**HEX INVERTING DRIVERS**



See page 476

**1005**


**HEX INVERTING BUFFER GATES  
WITH OPEN-COLLECTOR OUTPUTS**



See page 477

**1008**

**QUADRUPLE 2-INPUT POSITIVE-AND BUFFERS/DRIVERS**



See page 477


## Pin Assignments

### 1032

#### QUAD 2-INPUT OR BUFFERS/DRIVERS

positive logic:


$Y = A+B$



See page 478

### 1034


#### HEX DRIVERS



See page 478

### 1035


#### HEX BUFFERS WITH OPEN-COLLECTOR OUTPUTS



See page 479

### 1240


#### OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 479

### 1244


#### OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 480

### 1245


#### OCTAL BUS TRANSCEIVERS



See page 480

### 1640


#### OCTAL BUS TRANSCEIVERS



See page 481

### 1645

#### OCTAL BUS TRANSCEIVERS




See page 481

## Pin Assignments

### 2240


OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS  
WITH 3-STATE OUTPUTS



See page 482

### 2373


25-Ω OCTAL TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS



See page 486

### 2241


OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS  
WITH 3-STATE OUTPUTS



See page 483

### 2414


MEMORY DECODER WITH ON-CHIP V<sub>CC</sub> MONITOR



See page 488

### 2244


OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS  
WITH 3-STATE OUTPUTS



See page 484

### 2541


NON-INVERTED 3-STATE OUTPUTS  
OCTAL LINE DRIVERS/MOS DRIVERS  
WITH 3-STATE OUTPUTS



See page 490

### 2245


OCTAL TRANSCEIVER AND LINE/MOS DRIVERS  
WITH 3-STATE OUTPUTS



See page 485

### 2827 3-STATE OUTPUTS


2828 3-STATE INVERTING OUTPUTS  
BUS/MOS MEMORY DRIVERS




See page 490, 491




## Pin Assignments




See page 492




See page 498




See page 494




See page 499




See page 496



See page 500



See page 497




See page 502

## Pin Assignments

### 4024


#### 7-STAGE BINARY COUNTERS



See page 503

### 4050


#### HEX INVERTING BUFFERS NON-INVERTING



See page 506

### 4040


#### 12-STAGE BINARY COUNTERS



See page 504

### 4051

#### 8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS



See page 507

### 4046


#### PHASE-LOCKED-LOOP WITH VCO



See page 505

### 4052


#### DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS



See page 508

### 4049


#### HEX INVERTING BUFFERS



See page 506

### 4053

#### TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS




See page 509

## Pin Assignments

### 4059

CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER




See page 510

### 4075

TRIPLE 3-INPUT OR GATES


positive logic:  
 $Y = A + B + C$



See page 514

### 4060


ASYNCHRONOUS 14-STAGE BINARY COUNTERS  
AND OSCILLATORS



See page 511

### 4094


8-STAGE SHIFT AND STORE BUS REGISTER,  
THREE-STATE



See page 516

### 4066


QUADRUPLE BILATERAL SWITCHES



See page 512

### 4245


OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER  
WITH 3-STATE OUTPUTS



See page 518

### 4067


16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER



See page 513

### 4316

QUAD ANALOG SWITCH WITH LEVEL TRANSLATION




See page 519

## Pin Assignments

### 4351


ANALOG MULTIPLEXERS/DEMULTIPLEXERS  
WITH LATCH



See page 520

### 4352


ANALOG MULTIPLEXERS/DEMULTIPLEXERS  
WITH LATCH



See page 521

### 4374


OCTAL EDGE-TRIGGERED D-TYPE DUAL-RANK FLIP-FLOP  
WITH 3-STATE OUTPUTS



See page 522

### 4511


BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS



See page 523

### 4514


4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS  
WITH LATCHES



See page 524

### 4515


4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS  
WITH LATCHES




See page 526

### 4518

DUAL SYNCHRONOUS COUNTERS




See page 528



See page 529

## 4538


DUAL RETRIGGERABLE  
PRECISION MONO STABLE MULTIVIBRATOR




See page 530

## 4543

BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS



See page 532



See page 534

## 5401


11-BIT LINE/MEMORY DRIVERS  
WITH 3-STATE OUTPUTS



See page 534

## 5402


12-BIT LINE/MEMORY DRIVERS  
WITH 3-STATE OUTPUTS



See page 535


## 5403

11-BIT LINE/MEMORY DRIVERS  
WITH 3-STATE OUTPUTS



See page 535

positive logic:  
 $Y = A \cdot B$




See page 536

### 7002

QUADRUPL 2-INPUT POSITIVE-NOR GATES  
 WITH SCHMITT-TRIGGER INPUTS

positive logic:  
 $Y = A + B$




See page 536


### 7032

QUADRUPL 2-INPUT POSITIVE-OR GATES  
 WITH SCHMITT-TRIGGER INPUTS

positive logic:  
 $Y = A + B$



See page 537




See page 538

### 7266

QUAD 2-INPUT EXCLUSIVE-NOR GATES


positive logic:  
 $Y = A \oplus B$



See page 539

### 8003

DUAL 2-INPUT POSITIVE-NAND GATES




See page 539

## Pin Assignments


### 16240

16-BIT BUS BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS




### 16241

16-BIT BUS BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS




### 16244

16-BIT BUS BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS



### 16245


16-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



## Pin Assignments

### 16260


12-BIT TO 24-BIT MULTIPLEXES D-TYPE LATCH  
WITH 3-STATE OUTPUTS



See page 548

### 16269

12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 550

### 16270


12-BIT TO 24-BIT REGISTERED BUS EXCHANGER  
WITH 3-STATE OUTPUTS



See page 552

### 16271

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER  
WITH 3-STATE OUTPUTS



See page 554




## Pin Assignments



See page 556

### 16334


16-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS



See page 558

### 16344


1-BIT TO 4-BIT ADDRESS DRIVER  
WITH 3-STATE OUTPUTS



See page 560

### 16373

16-BIT TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS




See page 562

## Pin Assignments

### 16374


16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS



See page 564

### 16409


9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER  
WITH 3-STATE OUTPUTS



See page 566

### 16460


4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS  
WITH 3-STATE OUTPUTS



See page 568

### 16470

16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS




See page 570

## Pin Assignments

### 16500


18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 572

### 16501


18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 574

### 16524


18-BIT REGISTERED BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 576

### 16525

18-BIT REGISTERED BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS




See page 578

## Pin Assignments

### 16540


16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS



See page 580

### 16541


16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS



See page 581

### 16543


16-BIT REGISTERED TRANSCIEVERS  
WITH 3-STATE OUTPUTS



See page 582

### 16600

18-BIT UNIVERSAL BUS TRANSCIEVERS  
WITH 3-STATE OUTPUTS



See page 584

## Pin Assignments

### 16601


18-BIT UNIVERSAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS



See page 586

### 16620


16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS



See page 588

### 16623


16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS




See page 590

### 16640

16-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS




See page 591



See page 592

## 16651


16-BIT BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS



See page 594

## 16652


16-BIT BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS



See page 596

## 16657

16-BIT TRANSCEIVERS  
WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS




See page 598

NC – No internal connection

## Pin Assignments

### 16721

20-BIT FLIP-FLOP  
WITH 3-STATE OUTPUTS




NC – No internal connection

See page 600

### 16722

22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS




NC – No internal connection

See page 601

### 16820

10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH DUAL OUTPUTS




NC – No internal connection

See page 602

### 16821

20-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




See page 603

## Pin Assignments

## 16823


## 18-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS



See page 604

## 16825

### 18-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS




See page 605

---

## 16827

## 20-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS




See page 606

---

## 16831

### 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS




NC – No internal connection

See page 607

---




## Pin Assignments



See page 608

### 16833


DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS



See page 610

### 16834


16-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS



See page 612

### 16835

3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS




See page 613

## Pin Assignments

### 16841


20-BIT BUS INTERFACE D-TYPE LATCHES  
WITH 3-STATE OUTPUTS



See page 614

### 16843


18-BIT BUS INTERFACE D-TYPE LATCHES  
WITH 3-STATE OUTPUTS



See page 615

### 16853


DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS



See page 616

### 16861

20-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS




See page 618

## Pin Assignments

### 16863


18-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS



See page 619

### 16901


18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH PARITY GENERATORS/CHECKERS



See page 620

### 16903


3.3-V 12-BIT UNIVERSAL BUS DRIVER  
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS



See page 622

### 16952

16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS



See page 624

**ERS**



---



## 04SS

CHES




OPS



CHES ☐ ☐ H







See page 636

## 29863

9-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS




See page 636



See page 639

## 32240

32-BIT BUFFER/DRIVER



See page 640

### terminal assignments


	1	2	3	4	5	6
A	1Y2	1Y1	1OE	2OE	1A1	1A2
B	1Y4	1Y3	GND	GND	1A3	1A4
C	2Y2	2Y1	1VCC	1VCC	2A1	2A2
D	2Y2	2Y3	GND	GND	2A3	2A4
E	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	1VCC	1VCC	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
H	4Y3	4Y4	4OE	3OE	4A4	4A3
J	5Y2	5Y1	5OE	6OE	5A1	5A2
K	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	2VCC	2VCC	6A1	6A2
M	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
P	7Y4	7Y3	2VCC	2VCC	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
T	8Y3	8Y4	8OE	7OE	8A4	8A3

# Pin Assignments

## 32244

36-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS

32244  
36-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



6	1A2	1A4	2A2	2A4	3A2	3A4	4A2	4A3	5A2	5A4	6A2	6A4	7A2	7A4	8A2	8A3
5	1A1	1A3	2A1	2A3	3A1	3A3	4A1	4A4	5A1	5A3	6A1	6A3	7A1	7A3	8A1	8A4
4	2OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	3OE	6OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	7OE
3	1OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	4OE	5DIR	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	8DIR
2	1Y1	1Y3	2Y1	2Y3	3Y1	3Y3	4Y1	4Y4	5Y1	5Y3	6Y1	6Y3	7Y1	7Y3	8Y1	8Y4
1	1Y2	1Y4	2Y2	2Y4	3Y2	3Y4	4Y2	4Y3	5Y2	5Y4	6Y2	6Y4	7Y2	7Y4	8Y2	8Y3
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

See page 642

See page 642

GKE PACKAGE  
(TOP VIEW)




1A2	1A4	1A3	2A2	2A4	3A2	3A4	4A2	4A3	5A2	5A4	6A2	6A4	7A2	7A4	8A2	8A3
1A1	1A3	2A1	2A3	3A1	3A3	4A1	4A4	5A1	5A3	6A1	6A3	7A1	7A3	8A1	8A4	
2OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	3OE	6OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	7OE	
1OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	4OE	5DIR	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	8DIR	
1Y1	1Y3	2Y1	2Y3	3Y1	3Y3	4Y1	4Y4	5Y1	5Y3	6Y1	6Y3	7Y1	7Y3	8Y1	8Y4	
1Y2	1Y4	2Y2	2Y4	3Y2	3Y4	4Y2	4Y3	5Y2	5Y4	6Y2	6Y4	7Y2	7Y4	8Y2	8Y3	
A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	

See page 642

## Pin Assignments

## 32245


## 36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS



See page 644

## 32245

### 36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS




See page 644

## Pin Assignments

### 32316


#### 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS



See page 648

### 32318

#### 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS



See page 648




# Pin Assignments

## 32373

32-BIT TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS

GKE PACKAGE  
(TOP VIEW)




6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1LE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	2LE	3LE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	4LE
3	1OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	2OE	3OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	4OE
2	1Q1	1Q3	1Q5	1Q7	2Q1	2Q3	2Q5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4Q5	4Q8
1	1Q2	1Q4	1Q6	1Q8	2Q2	2Q4	2Q6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

See page 650

## 32374

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS

GKE PACKAGE  
(TOP VIEW)



terminal assignments


	1	2	3	4	5	6
A	1Q2	1Q1	1OE	1CLK	1D1	1D2
B	1Q4	1Q3	GND	GND	1D3	1D4
C	1Q6	1Q5	V <sub>CC</sub>	V <sub>CC</sub>	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
E	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	V <sub>CC</sub>	V <sub>CC</sub>	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
H	2Q8	2Q7	2OE	2CLK	2D7	2D8
J	3Q2	3Q1	3OE	3CLK	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	V <sub>CC</sub>	V <sub>CC</sub>	3D5	3D6
M	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
P	4Q4	4Q3	V <sub>CC</sub>	V <sub>CC</sub>	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
T	4Q7	4Q8	4OE	4CLK	4D8	4D7

See page 652

## Pin Assignments

### 32501


36-BIT UNIVERSAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS



See page 654

### 32543

36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS



See page 656

## Pin Assignments

### 40103


8-STAGE SYNCHRONOUS DOWN COUNTERS



See page 658

### 162240


3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS



See page 659

### 162241


3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS



See page 660

### 162244

16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS




See page 661

## Pin Assignments

### 162245


16-BIT TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 662

### 162260


12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH  
WITH 3-STATE OUTPUTS



See page 664

### 162268


12-BIT TO 24-BIT REGISTERED BUS EXCHANGER  
WITH 3-STATE OUTPUTS



See page 666

### 162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER  
WITH BYTE MASKS AND 3-STATE OUTPUTS




See page 668

## Pin Assignments

### 162282


18-BIT TO 36-BIT REGISTERED BUS EXCHANGER  
WITH 3-STATE OUTPUTS



See page 670

### 162334

16-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS




NC – No internal connection

See page 672

### 162344


1-BIT TO 4-BIT ADDRESS DRIVER  
WITH 3-STATE OUTPUTS




See page 674

### 162373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS




See page 676



See page 677

## 162460


4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCIEVERS  
WITH 3-STATE OUTPUTS



See page 678

## 162500


18-BIT UNIVERSAL BUS TRANSCIEVER  
WITH 3-STATE OUTPUTS



See page 680

## 162501

18-BIT UNIVERSAL BUS TRANSCIEVERS  
WITH 3-STATE OUTPUTS




See page 682

## Pin Assignments

### 162525


16-BIT REGISTERED BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 684

### 162541


3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS



See page 686

### 162601


18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS



See page 688

### 162721

3.3-V 20-BIT FLIP-FLOP  
WITH 3-STATE OUTPUTS




See page 690

NC – No internal connection

# Pin Assignments

## 162820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS  
AND 3-STATE OUTPUTS




NC – No internal connection

See page 691

## 162823


18-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS



See page 692

## 162825


18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS



See page 693

## 162827

20-BIT BUS BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS




See page 694



# Pin Assignments

## 162830

1-BIT TO 2-BIT ADDRESS DRIVER  
WITH 3-STATE OUTPUTS



Reference designator: 162830-01

See page 695

## 162831

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER  
WITH 3-STATE OUTPUTS




NC – No internal connection

See page 696

## 162832

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER  
WITH 3-STATE OUTPUTS



See page 697

## 162834

## 162835

18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS




See page 698, 699

NC – No internal connection

## Pin Assignments


### 162836

20-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS




### 162841

20-BIT BUS-INTERFACE D-TYPE LATCH  
WITH 3-STATE OUTPUTS



### 164245

16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER  
WITH 3-STATE OUTPUTS




## Pin Assignments

322374

3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS

REVISED SUB JABREVISED TIS-01  
STANDARD SYMBOLS HTW



See page 703

107 pages

aschar

REVISED V-2 CT V-22 GMA REVISED TIS-01  
STANDARD SYMBOLS HTW



107 pages

# **FUNCTION AND ELECTRICAL CHARACTERISTICS**



# **QUADRUPLE 2-INPUT POSITIVE-NAND GATES**



- $Y = \overline{A \cdot B}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
$I_{CC}$	MAX	22	4.4	36	3	17.4	10.2	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
$I_{CC}$	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	0.01	mA
$I_{OH}$	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
$I_{OL}$	MAX	24	24	8	8	6	12	24	24	mA

## **SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
$t_{PLH}$	A or B	Y	MAX	22	15	4.5	11	4.5	6	23	27	25	30	7.4	8.5	7.3	12.3
$t_{PHL}$	A or B	Y	MAX	15	15	5	8	4	5.3	23	27	25	30	6.8	7	7.3	8.8


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
$t_{PLH}$	A or B	Y	MAX	9.5	10.8	8.5	9	13	8.5	4.3	3
$t_{PHL}$	A or B	Y	MAX	8	13.2	8.5	9	13	8.5	4.3	3

UNIT:ns

# QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

●  $Y = \overline{A \cdot B}$

## Logic Diagram



### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	HC	UNIT
$I_{CC}$	MAX	22	4.4	3	0.02	mA
$V_{OH}$	MAX	5.5	5.5	5.5	$V_{CC}$	V
$I_{OL}$	MAX	16	8	8	4	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	HC
$t_{PLH}$	A or B	Y	MAX	55	32	54	31
$t_{PHL}$	A or B	Y	MAX	15	28	28	25

UNIT: ns

# **QUADRUPLE 2-INPUT POSITIVE-NOR GATES**



- $Y = \overline{A + B}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11	UNIT
$I_{CC}$	MAX	27	5.4	45	4	20.1	13	0.02	0.04	0.02	0.04	0.04	0.08	0.04	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
$I_{CC}$	MAX	0.08	0.02	0.02	-	0.02	0.01	mA
$I_{OH}$	MAX	-24	-8	-8	-6	-12	-24	mA
$I_{OL}$	MAX	24	8	8	6	12	24	mA

## **SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11
$t_{PLH}$	A or B	Y	MAX	22	15	5.5	12	4.5	6.5	23	27	25	32	6.9	11.5	10.6
$t_{PHL}$	A or B	Y	MAX	15	15	5.5	10	4.5	5.3	23	27	25	32	6.4	11.5	8.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
$t_{PLH}$	A or B	Y	MAX	12.2	8.5	8.5	13	8.5	4.4
$t_{PHL}$	A or B	Y	MAX	12.2	8.5	8.5	13	8.5	4.4

UNIT: ns



$$\odot Y = A \cdot B$$

FACT1xxx Product Available in Reduced-Power Advanced CMOS (1000 Series)

FACT1xxx Product Available in Reduced-Power Advanced CMOS (1000 Series)

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT	PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	22	4.4	36	4	0.02	0.04	0.04	mA	I <sub>CC</sub>	MAX	22	4.4	36	4	0.02	0.04	0.04	mA
V <sub>OH</sub>	MAX	5.5	8	5.5	8	0.05	V <sub>CC</sub>	V <sub>CC</sub>	V	V <sub>OH</sub>	MAX	5.5	8	5.5	8	0.05	V <sub>CC</sub>	V <sub>CC</sub>	V
I <sub>OL</sub>	MAX	16	0.1	20	0.1	4	4	4	mA	I <sub>OL</sub>	MAX	16	0.1	20	0.1	4	4	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT	PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	A or B	Y	MAX	45	32	7.5	50	31	30	36	t <sub>PLH</sub>	MAX	45	32	7.5	50	31	30	36
t <sub>PHL</sub>	A or B	Y	MAX	15	28	7	13	25	30	36	t <sub>PHL</sub>	MAX	15	28	7	13	25	30	36

UNIT: ns

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT	PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	A or B	Y	MAX	45	32	7.5	50	31	30	36	t <sub>PLH</sub>	MAX	45	32	7.5	50	31	30	36
t <sub>PHL</sub>	A or B	Y	MAX	15	28	7	13	25	30	36	t <sub>PHL</sub>	MAX	15	28	7	13	25	30	36

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT	PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	A or B	Y	MAX	45	32	7.5	50	31	30	36	t <sub>PLH</sub>	MAX	45	32	7.5	50	31	30	36
t <sub>PHL</sub>	A or B	Y	MAX	15	28	7	13	25	30	36	t <sub>PHL</sub>	MAX	15	28	7	13	25	30	36

UNIT: ns

# HEX INVERTERS

Logic Diagram



Logic Diagram



- $Y = \bar{A}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
$I_{CC}$	MAX	33	6.6	54	4.2	26.3	15.3	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
$I_{CC}$	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	0.01	mA
$I_{OH}$	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
$I_{OL}$	MAX	24	24	8	8	6	12	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
$t_{PLH}$	A or B	Y	MAX	22	15	4.5	11	5	6	24	26	25	29	7.1	7.5	6.5	9.7
$t_{PHL}$	A or B	Y	MAX	15	15	5	8	4	5.3	24	26	25	29	6	7	6.5	9.6

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
$t_{PLH}$	A or B	Y	MAX	9	9.3	8.5	8.5	12	8.5	4.5	2.8
$t_{PHL}$	A or B	Y	MAX	8.5	9.3	8.5	8.5	12	8.5	4.5	2.8

UNIT: ns

# U04

## HEX INVERTERS

- $Y = \bar{A}$
- Unbuffered Output

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	AHC	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.02	0.04	0.02	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	-4	-4	-8	-6	-12	-24	mA
I <sub>OL</sub>	MAX	4	4	8	6	12	24	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	AHC	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub>	A or B	Y	MAX	20	21	8	13	8	3.8
t <sub>PHL</sub>	A or B	Y	MAX	20	21	8	13	8	3.8

UNIT: ns

### Logic Diagram



# 05

## HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

- $Y = \bar{A}$

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 AC	CD74 ACT	AHC	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	33	6.6	54	4.2	0.02	0.08	0.08	0.02	-	0.02	mA
I <sub>OH</sub>	MAX	-	-	-	-	-	-24	-24	-	-	-	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	5.5	5.5	5.5	5.5	V <sub>CC</sub>	5.5	5.5	V
I <sub>OL</sub>	MAX	16	8	20	8	4	24	24	8	6	12	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 AC	CD74 ACT	AHC	LV 3V	LV 5V
t <sub>PLH</sub>	A or B	Y	MAX	55	32	7.5	54	29	-	-	-	12	8.5
t <sub>PHL</sub>	A or B	Y	MAX	15	28	7	14	21	-	-	-	12	8.5
t <sub>PLZ</sub>	A	Y	MAX	-	-	-	-	-	8.2	9.3	8.5	-	-
t <sub>PZL</sub>	A	Y	MAX	-	-	-	-	-	6.5	10.8	8.5	-	-

UNIT: ns

# HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

$$\bullet Y = \bar{A}$$



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	51	60	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	0.25	0.25	-	±0.0025	-	mA
V <sub>OH</sub>	MAX	30	30	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	40	40	8	16	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub>	A or B	Y	MAX	15	15	12	8.5	3.7
t <sub>PHL</sub>	A or B	Y	MAX	23	20	12	8.5	3.7

UNIT: ns

# HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

$$\bullet Y = A$$



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	41	45	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	0.25	0.25	-	±0.0025	-	mA
V <sub>OH</sub>	MAX	30	30	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	40	40	8	16	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub>	A or B	Y	MAX	15	10	12	8.5	2.9
t <sub>PHL</sub>	A or B	Y	MAX	26	30	12	8.5	2.9

UNIT: ns

- OR 74ACT11xxx Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I <sub>CC</sub>	MAX	33	8.8	57	4	24	12.9	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC	ALVC	UNIT
I <sub>CC</sub>	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	0.01	mA
I <sub>OH</sub>	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	8	8	6	12	24	24	mA


#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
t <sub>PLH</sub>	A or B	Y	MAX	27	15	7	14	5.5	6.6	25	27	30	38	6.9	8.5	8.7	9
t <sub>PHL</sub>	A or B	Y	MAX	19	20	7.5	10	5.5	6.3	25	27	30	38	6.5	7.5	8.7	8.2

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC	ALVC
t <sub>PLH</sub>	A or B	Y	MAX	10	12.9	9	9	14	9	4.1	2.9
t <sub>PHL</sub>	A or B	Y	MAX	10	12.9	9	9	14	9	4.1	2.9

UNIT: ns

$$\bullet Y = A \cdot B$$



# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	UNIT
I <sub>CC</sub>	MAX	33	8.8	57	4.2	26.3	15.3	mA
I <sub>OH</sub>	MAX	-	0.1	0.25	0.1	-	-	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	5.5	5.5	V <sub>CC</sub>	mV
I <sub>OL</sub>	MAX	16	8	20	8	20	4	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC
t <sub>PLH</sub>	A or B	Y	MAX	32	35	10	54	9.6	31
t <sub>PHL</sub>	A or B	Y	MAX	24	35	10	15	4.8	25

UNIT: ns

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC
t <sub>PLH</sub>	A or B	Y	MAX	32	35	10	54	9.6	31
t <sub>PHL</sub>	A or B	Y	MAX	24	35	10	15	4.8	25

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC
t <sub>PLH</sub>	A or B	Y	MAX	32	35	10	54	9.6	31
t <sub>PHL</sub>	A or B	Y	MAX	24	35	10	15	4.8	25

# **TRIPLE 3-INPUT POSITIVE-NAND GATES**



- $Y = A \cdot B \cdot C$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
$I_{CC}$	MAX	16.5	3.3	27	2.2	13	7.7	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
$I_{CC}$	MAX	0.04	0.08	-	0.02	0.01	0.01	mA
$I_{OH}$	MAX	-24	-24	-6	-12	-24	-24	mA
$I_{OL}$	MAX	24	24	6	12	24	24	mA

## **SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
$t_{PLH}$	A, B or C	Y	MAX	22	15	4.5	11	4.5	6	24	30	19	36	6.7	8	12.2	8.9
$t_{PHL}$	A, B or C	Y	MAX	15	15	5	10	4.5	5.3	24	30	19	36	7	6.5	12.2	8.2

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	LV 3V	LV 5V	LVC 3V	ALVC
$t_{PLH}$	A, B or C	Y	MAX	10	-	13.5	9	4.9	3
$t_{PHL}$	A, B or C	Y	MAX	9.5	13.5	13.5	9	4.9	3

UNIT: ns

# **TRIPLE 3-INPUT POSITIVE-AND GATES**



- $Y = A \cdot B \cdot C$
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	ACT 11	SN74 ACT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	6.6	42	3	18	9.7	0.02	0.04	0.02	0.04	0.04	0.02	0.04	0.02	-	0.02	mA
$I_{OH}$	MAX	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	-6	-12	mA
$I_{OL}$	MAX	8	20	8	20	20	4	4	4	4	24	24	24	24	6	12	mA

## **SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	ACT 11	SN74 ACT
$t_{PLH}$	A, B or C	Y	MAX	15	7	13	6	6.6	25	30	21	42	6.5	8.5	9.8	10.5
$t_{PHL}$	A, B or C	Y	MAX	20	7.5	10	5.5	6.5	25	30	21	42	6.9	7.5	8.7	10.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V	CD74 HC	SN74 HC	CD74 HCT	SN74 HCT	AC 11	SN74 AC	ACT 11	SN74 ACT
$t_{PLH}$	A, B or C	Y	MAX	14	9	14	11	11	11	11	11	11	11
$t_{PHL}$	A, B or C	Y	MAX	14	9	14	11	11	11	11	11	11	11

UNIT: ns



- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	UNIT
I <sub>CC</sub>	MAX	60	21	0.02	0.04	0.02	0.04	0.02	0.08	0.02	0.08	0.02	0.02	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-4	-4	-4	-4	-24	-24	-24	-24	-8	-8	mA
I <sub>OL</sub>	MAX	16	8	4	4	4	4	24	24	24	24	8	8	mA

PARAMETER	MAX or MIN	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
I <sub>CC</sub>	MAX	-	0.02	0.01	0.01	mA
I <sub>OH</sub>	MAX	-6	-12	-24	-24	mA
I <sub>OL</sub>	MAX	6	12	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT
t <sub>PLH</sub>	A or B	Y	MAX	22	22	31	41	40	57	11	10.5	12.5	14.5
t <sub>PHL</sub>	A or B	Y	MAX	22	22	31	41	40	57	9.5	10.5	11	9.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
t <sub>PLH</sub>	A or B	Y	MAX	12	9	18.5	12	6.4	3.4
t <sub>PHL</sub>	A or B	Y	MAX	12	9	18.5	12	6.4	3.4

UNIT: ns

## 16

# **HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS**

$$\bullet Y = \bar{A}$$

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	UNIT
$I_{CC}$	MAX	51	mA
$V_{OH}$	MAX	15	V
$I_{OL}$	MAX	40	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{PLH}$	A	Y	MAX	15
$t_{PHL}$	A	Y	MAX	23

UNIT: ns

## Logic Diagram



PARAMETER	MAX or MIN	TTL	UNIT
$I_{CC}$	MAX	51	mA
$V_{OH}$	MAX	15	V
$I_{OL}$	MAX	40	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{PLH}$	A	Y	MAX	15
$t_{PHL}$	A	Y	MAX	23

UNIT: ns

## 17

# **HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS**

$$\bullet Y = A$$

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
$I_{CC}$	MAX	41	6.6
$V_{OH}$	MAX	15	V
$I_{OL}$	MAX	40	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{PLH}$	A	Y	MAX	15
$t_{PHL}$	A	Y	MAX	26

UNIT: ns

# **HEX SCHMITT-TRIGGER INVERTERS**

- $Y = \bar{A}$
- P-N-P Input Reduce System Loading ( $I_{IL} = -0.05\text{mA MAX}$ )
- Excellent Noise Immunity with Typical Hysteresis of 0.8V

## **RECOMMENDED OPERATING CONDITIONS**


PARAMETER	MAX or MIN	LS	UNIT
$I_{CC}$	MAX	30	mA
$I_{OH}$	MAX	-0.4	mA
$I_{OL}$	MAX	8	mA

## **SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
$t_{PLH}$	A or B	Y	MAX	20
$t_{PHL}$	A or B	Y	MAX	30

UNIT: ns

## **Logic Diagram**



PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
$t_{PLH}$	A or B	Y	MAX	20
$t_{PHL}$	A or B	Y	MAX	30

UNIT: ns

## DUAL 4-INPUT POSITIVE-NAND GATES

- $Y = \overline{A \cdot B \cdot C \cdot D}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	11	2.2	18	1.5	8.7	5.1	0.02	0.04	0.04	0.04	0.08	0.04	0.08	-	0.02	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	-24	-24	-6	-12	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	24	24	24	24	6	12	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT
$t_{PLH}$	A, B, C or D	Y	MAX	22	15	4.5	11	5	6	28	30	42	6.7	12.2	9.1	13.5
$t_{PHL}$	A, B, C or D	Y	MAX	15	15	5	10	4.5	5.3	28	30	42	7.3	12.2	9.2	13.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V
$t_{PLH}$	A, B, C or D	Y	MAX	11.5	8
$t_{PHL}$	A, B, C or D	Y	MAX	11.5	8

UNIT: ns



PARAMETER	MAX or MIN	UNIT
$t_{PLH}$	MAX	ns
$t_{PHL}$	MAX	ns
$t_{PLH}$	MAX	ns

PARAMETER	OUTPUT	UNIT
$t_{PLH}$	Y	ns
$t_{PHL}$	Y	ns

## 21

- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	4.4	2.3	12	7.3	0.02	0.04	0.04	0.04	-	0.02		mA
I <sub>OH</sub>	MAX	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-24	-6	-12	mA
I <sub>OL</sub>	MAX	8	8	20	20	4	4	4	24	24	6	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V
t <sub>PLH</sub>	A, B, C or D	Y	MAX	15	15	6	5.3	28	33	41	8.8	9.8	12	6
t <sub>PHL</sub>	A, B, C or D	Y	MAX	20	10	6	5.5	28	33	41	6.9	8.9	12	8

UNIT: ns

## 25

### DUAL 4-INPUT POSITIVE-NOR GATES WITH STROBE

$$Y = G(A + B + C + D)$$



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I <sub>CC</sub>	MAX	19	mA
I <sub>OH</sub>	MAX	-0.8	mA
I <sub>OL</sub>	MAX	16	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t <sub>PLH</sub>	A or B	Y	MAX	22
t <sub>PHL</sub>	A or B	Y	MAX	15

UNIT: ns



$$Y = \overline{AB}$$



#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
$I_{CC}$	MAX	22	4.4	mA
$V_{OH}$	MAX	15	15	V
$I_{OL}$	MAX	16	8	mA

#### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
$t_{PLH}$	A or B	Y	MAX	24	32
$t_{PHL}$	A or B	Y	MAX	17	28

UNIT: ns

## 27

### TRIPLE 3-INPUT POSITIVE-NOR GATES

- $Y = \overline{A + B + C}$
- 74AC11xx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



#### Logic Diagram



#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	26	6.8	4	17.1	12	0.02	0.04	0.04	0.04	0.04	-	0.02	mA
$I_{OH}$	MAX	-0.8	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-24	-6	-12	mA
$I_{OL}$	MAX	16	8	8	20	20	4	4	4	24	24	6	12	mA

#### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V
$t_{PLH}$	A, B or C	Y	MAX	15	15	15	5.5	5.5	23	29	35	7.7	10.1	14	9
$t_{PHL}$	A, B or C	Y	MAX	11	15	9	4.5	4.5	23	29	35	8.1	9.4	14	9

UNIT: ns

### 8-INPUT POSITIVE-NAND GATES

- $Y = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	UNIT
$I_{CC}$	MAX	6	1.1	10	0.9	4.9	4	0.02	0.04	0.04	0.04	0.04	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	24	24	mA

### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11
$t_{PLH}$	A thru H	Y	MAX	22	15	6	10	5	5.5	33	39	42	7.2	8.5
$t_{PHL}$	A thru H	Y	MAX	15	20	7	12	4.5	5	33	39	42	7.4	8.7

UNIT: ns

### DELAY ELEMENTS

- Delay Elements for Generating Delay Line
- Inverting and Non-inverting Elements
- Buffer NAND Elements Rated at  $I_{OL}$  of 12/24mA
- P-N-P Inputs Reduce Fan-In ( $I_{IL} = -0.2mA$  MAX)
- Worst Case MIN/MAX Delays Guaranteed Across Temperature and  $V_{CC}$  Range

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
$I_{CC}$	MAX	20	mA
$I_{OH}$	Y3, Y4 outputs All other outputs	MAX MAX	-1.2 -0.4 mA
$I_{OL}$	Y3, Y4 outputs All other outputs	MAX MAX	24 8 mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
$t_{PLH}$	A1, A6	Y1, Y6	MAX	65
$t_{PHL}$				45
$t_{PLH}$	A2, A5	Y2, Y5	MAX	80
$t_{PHL}$				95
$t_{PLH}$	A3, B3 A4, Y4	Y3, Y4	MAX	15
$t_{PHL}$				15

UNIT: ns

# QUADRUPLE 2-INPUT POSITIVE-OR GATES

$$Y = A + B$$



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
$I_{CC}$	MAX	38	9.8	68	4.9	26.6	15.5	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
$I_{OH}$	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
$I_{CC}$	MAX	0.02	0.08	0.02	0.02	0.02	0.02	0.01	0.01	mA
$I_{OH}$	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
$I_{OL}$	MAX	24	24	8	8	6	12	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC
$t_{PLH}$	A or B	Y	MAX	15	22	7	14	5.8	6.6	25	27	30	36	6.7	8.5
$t_{PHL}$	A or B	Y	MAX	22	22	7	12	5.8	-	25	27	30	36	5.9	7.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
$t_{PLH}$	A or B	Y	MAX	9.5	9	10	12.1	8.5	9	13	8.5	3.8	2.8
$t_{PHL}$	A or B	Y	MAX	9.5	8	10	12.1	8.5	9	13	8.5	3.8	2.8

UNIT: ns






### QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS

$$\bullet Y = \overline{A + B}$$

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
$I_{CC}$	MAX	16.5	13.8	9	mA
$V_{OH}$	MAX	5.5	5.5	5.5	V
$I_{OL}$	MAX	48	24	24	mA


### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
$t_{PLH}$	A or B	Y	MAX	15	32	33
$t_{PHL}$	A or B	Y	MAX	18	28	12

UNIT: ns

### HEX NONINVERTERS WITH OPEN-COLLECTOR OUTPUTS

$$\bullet Y = A$$




### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
$I_{CC}$	MAX	63	mA
$V_{OH}$	MAX	5.5	V
$I_{OL}$	MAX	8	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
$t_{PLH}$	A	Y	MAX	50
$t_{PHL}$	A	Y	MAX	14

UNIT: ns



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	UNIT
$I_{CC}$	MAX	54	12	80	7.8	33	mA
$I_{OH}$	MAX	-1.2	-1.2	-3	-2.6	-15	mA
$I_{OL}$	MAX	48	24	60	24	64	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F
$t_{PLH}$	A or B	Y	MAX	22	24	6.5	8	6.5
$t_{PHL}$	A or B	Y	MAX	15	24	6.5	7	5


UNIT: ns

## 38

**QUADRUPLE 2-INPUT  
POSITIVE-NAND BUFFERS  
WITH OPEN-COLLECTOR OUTPUTS**

$$\bullet Y = \overline{A \cdot B}$$

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	UNIT
$I_{CC}$	MAX	54	12	80	7.8	30	mA
$V_{OH}$	MAX	5.5	5.5	5.5	5.5	4.5	V
$I_{OL}$	MAX	48	24	60	24	64	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F
$t_{PLH}$	A or B	Y	MAX	22	32	10	33	13
$t_{PHL}$	A or B	Y	MAX	18	28	10	12	5.5

UNIT: ns

## 4-LINE TO 10-LINE DECODERS

- All Outputs Are High for Invalid Input Conditions
- Also for Applications as
  - 3-Line to 8-Line Decoders
  - 4-Line to 16-Line Decoders
- Full Decoding of Valid Input Logic Ensures That All Inputs Remain Off for All Invalid Input Conditions

Logic Diagram



PARAMETER	INPUT	OUTPUT	MAX. vs. MIN.	UNIT
$V_{CC}$	A to B	Y	MAX	0.1
$V_{CC}$	B to A	Y	MAX	0.1

FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	L	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	L	H	H	H	H	H
7	L	H	H	H	H	H	H	H	L	H	H	H	H	H
8	H	L	L	L	L	H	H	H	H	H	H	L	H	H
9	H	L	L	H	L	H	H	H	H	H	H	L	H	H
INVALID	H	L	H	L	L	H	H	H	H	H	H	H	H	H
	H	L	H	H	L	H	H	H	H	H	H	H	H	H
	H	H	L	L	L	H	H	H	H	H	H	H	H	H
	H	H	L	H	L	H	H	H	H	H	H	H	H	H
	H	H	H	H	L	L	H	H	H	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	56	13	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub> 2Level - Logic	A, B, C or D	0-9	MAX	25	25	38	45	53
t <sub>PHL</sub> 2Level - Logic		0-9		25	25	38	45	53
t <sub>PLH</sub> 3Level - Logic	A, B, C or D	0-9	MAX	30	30	38	45	53
t <sub>PHL</sub> 3Level - Logic		0-9		30	30	38	45	53

UNIT: ns

## BCD-TO-DECIMAL DECODER/DRIVER

- 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUTS
A B C D	Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9
0 0 0 0	1 0 0 0 0 0 0 0 0 0
0 0 0 1	0 1 0 0 0 0 0 0 0 0
0 0 1 0	0 0 1 0 0 0 0 0 0 0
0 0 1 1	0 0 0 1 0 0 0 0 0 0
0 1 0 0	0 0 0 0 1 0 0 0 0 0
0 1 0 1	0 0 0 0 0 1 0 0 0 0
0 1 1 0	0 0 0 0 0 0 1 0 0 0
0 1 1 1	0 0 0 0 0 0 0 1 0 0
1 0 0 0	0 0 0 0 0 0 0 0 1 0
1 0 0 1	0 0 0 0 0 0 0 0 0 1
1 0 1 0	0 0 0 0 0 0 0 0 0 0
1 0 1 1	0 0 0 0 0 0 0 0 0 0
1 1 0 0	0 0 0 0 0 0 0 0 0 0
1 1 0 1	0 0 0 0 0 0 0 0 0 0
1 1 1 0	0 0 0 0 0 0 0 0 0 0
1 1 1 1	0 0 0 0 0 0 0 0 0 0

e	L	L	H	L	H	H	H	L	L	H	H	H
6	L	H	H	H	H	H	H	H	H	L	L	H
7	L	H	H	L	H	H	H	H	H	L	L	H
8	L	H	L	L	H	H	H	H	H	L	L	H
9	H	L	L	L	H	H	H	H	H	L	L	L
INVALID	H	L	L	L	H	H	H	H	H	H	H	H
	H	L	L	L	H	H	H	H	H	H	H	H
	H	L	L	L	H	H	H	H	H	H	H	H
	H	L	L	L	H	H	H	H	H	H	H	H


### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I <sub>CC</sub>	MAX	70	mA
V <sub>O(on)</sub>	MAX	0.9	V
I <sub>OL</sub>	MAX	80	mA

### SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL
tPLH	MAX	25
tPHL		25


UNIT: ns



## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

- Open-Collector Outputs
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

Logic Diagram



FUNCTION TABLE

No.	INPUTS						B/RBO	OUTPUTS						
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF
1	H	X	L	L	L	L	H	OFF	ON	ON	OFF	OFF	OFF	OFF
2	H	X	L	L	L	H	H	ON	ON	OFF	ON	ON	OFF	ON
3	H	X	L	L	L	H	H	ON	ON	ON	ON	OFF	OFF	ON
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON
6	H	X	L	H	H	L	H	OFF	OFF	ON	ON	ON	ON	ON
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	OFF	ON	ON
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>	MAX	103	13	mA
I <sub>OH</sub>	MAX	-0.2	-0.05	mA
I <sub>OL</sub>	MAX	8	3.2	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
t <sub>off</sub>	A	A to g	MAX	100	100
t <sub>on</sub>	A	A to g	MAX	100	100
t <sub>off</sub>	RBI	A to g	MAX	100	100
t <sub>on</sub>	RBI	A to g	MAX	100	100

UNIT: ns

AND-OR INVERT GATES

$$Y = AB + CD$$

$$Y = (A+B)(C+D)$$

$$Y = (A+B)(C+D)$$

$$Y = (A+B)(C+D)$$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>	MAX	103	13	mA
I <sub>OH</sub>	MAX	-0.2	-0.05	mA
I <sub>OL</sub>	MAX	8	3.2	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
t <sub>off</sub>	A	A to g	MAX	100	100
t <sub>on</sub>	A	A to g	MAX	100	100
t <sub>off</sub>	RBI	A to g	MAX	100	100
t <sub>on</sub>	RBI	A to g	MAX	100	100

UNIT: ns




# 51

## AND-OR INVERT GATES

- '51, 'S51:  $Y = \overline{AB + CD}$
- 'F51, 'LS51:  $1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$
- 'HC51:  $2Y = (2A \cdot 2B) + (2C \cdot 2D)$

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	F	SN74 HC	UNIT
$I_{CC}$	MAX	14	2.8	22	7.5	0.08	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-1	-4	mA
$I_{OL}$	MAX	16	8	20	20	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	F	SN74 HC
$t_{PLH}$	Any	Y	MAX	22	20	5.5	6.5	35
$t_{PHL}$	Any	Y	MAX	15	20	5.5	4.5	35

UNIT: ns


PARAMETER	MAX or MIN	UNIT
$A_{01}$	0.1	ns
$A_{02}$	0.1	ns
$A_{03}$	0.1	ns

PARAMETER	MAX or MIN	UNIT
$t_{01}$	0.1	ns
$t_{02}$	0.1	ns
$t_{03}$	0.1	ns

# 4-2-3-2 INPUT AND-OR INVERT GATE

$$Y = \overline{ABCD} + EF + GHI + JK$$

Logic Diagram




RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	F	UNIT
$I_{CC}$	MAX	16	4.7	mA
$I_{OH}$	MAX	-1	-1	mA
$I_{OL}$	MAX	20	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	F
$t_{PLH}$	Any	Y	MAX	5.5	7
$t_{PHL}$	Any	Y	MAX	5.5	5.5

UNIT: ns





FUNCTION TABLE (SN74)

INPUTS				OUTPUTS	
CLEAR	CLOCK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	$\downarrow$	L	L	$Q_0$	$\bar{Q}_0$
H	$\downarrow$	H	L	L	L
H	$\downarrow$	L	H	L	H
H	$\downarrow$	H	H	TOGGLE	TOGGLE
H	H	X	X	$Q_0$	$\bar{Q}_0$

TRUTH TABLE (CD74)

INPUTS				OUTPUTS	
$\bar{R}$	CP	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	$\downarrow$	L	L	No Change	No Change
H	$\downarrow$	H	L	H	L
H	$\downarrow$	L	H	L	H
H	$\downarrow$	H	H	Toggle	Toggle
H	H	X	X	No Change	No Change

NOTE:

H = High Level (Steady State)

L = Low Level (Steady State)

X = Irrelevant

 $\downarrow$  = High-to-Low Transition

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	20	6	0.04	0.08	0.08	mA
$I_{OH}$	MAX	16	8	4	4	4	mA
$I_{OL}$	MAX	-0.4	-0.4	-4	-4	-4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
$f_{max}$			MIN	15	30	25	20	20
$t_w$	CLOCK "L"		MIN	20	-	20	-	-
	CLOCK "H"			47	20	20	-	-
	CP Pulse Wide			-	-	-	24	24
	CLEAR "L"			25	20	20	24	27
$t_{su}$	CLK		MIN	0 $\uparrow$	20 $\downarrow$	25 $\downarrow$	-	-
	J,K to CP			-	-	-	24	24
$t_h$	CLK		MIN	0 $\downarrow$	0 $\downarrow$	0 $\downarrow$	-	-
	J,K to CP			-	-	-	3	3
$t_{PLH}$	CLEAR	$\bar{Q}$	MAX	25	20	39	44	51
$t_{PHL}$	CLEAR	Q	MAX	-	20	39	44	51
$t_{PLH}$	CLOCK	Q or $\bar{Q}$	MAX	40	20	39	44	51
$t_{PHL}$	CLOCK	Q or $\bar{Q}$	MAX	25	20	32	-	-
$t_{PLH}$	CP	Q	MAX	40	20	32	-	-
$t_{PHL}$	CP	Q	MAX	-	-	-	48	57
$t_{PLH}$	CP	$\bar{Q}$	MAX	-	-	-	48	57
$t_{PHL}$	CP	$\bar{Q}$	MAX	-	-	-	48	54
$t_{PHL}$	CP	$\bar{Q}$	MAX	-	-	-	48	54

UNIT  $f_{max}$ : MHz, other: ns

### Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↓	H	H	L
H	H	↓	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

† This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
$I_{CC}$	MAX	15	8	25	4	16	16	0.04	0.08	0.04	0.08	0.04	0.02	0.08	0.04	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
$I_{OL}$	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
$I_{CC}$	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	mA
$I_{OH}$	MAX	-24	-24	-8	-8	-6	-12	-24	mA
$I_{OL}$	MAX	24	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11
$f_{max}$			MIN	15	25	75	34	105	100	25	20	24	16	125
$t_w$	CLOCK "H"		MIN	30	25	6	14.5	4	4	20	24	23	27	4
		CLOCK "L"	MIN	37	-	7.3	14.5	5.5	5	20	24	23	27	4
	RESET or CLEAR "L"		MIN	30	25	7	15	4	4	25	24	20	24	4
		D	MIN	20	20	3	15	4.5	3	25	18	15	18	3.5
$t_{su}$	PRE, CLR INACTIVE		MIN	20	-	-	10	2	2	6	-	0	5	1
			MIN	5	5	2	0	0	1	0	3	0	3	0
$t_{th}$			MIN	5	5	2	0	0	1	0	3	0	3	0
$t_{PLH}$	RESET	Q	MAX	25	25	6	13	7.5	7.1	58	60	44	60	7.1
$t_{PHL}$		$\bar{Q}$	MAX	40	40	13.5	15	10.5	10.5	58	60	44	60	9
$t_{PLH}$	CLEAR	Q	MAX	25	25	6	13	7.5	7.1	58	60	44	60	7.1
$t_{PHL}$		$\bar{Q}$	MAX	40	40	13.5	15	10.5	10.5	58	60	44	60	9
$t_{PLH}$	CLOCK	Q or $\bar{Q}$	MAX	25	25	9	16	8	7.8	44	53	35	53	8.2
$t_{PHL}$		Q or $\bar{Q}$	MAX	40	40	9	18	9	9.2	44	53	35	53	7.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
$f_{max}$			MIN	125	110	85	125	85	75	65	45	75	100
$t_w$	CLOCK "H"		MIN	5	4.5	5	6	5.7	5	5	7	5	3.3
		CLOCK "L"	MIN	5	4.5	5	6	5.7	5	5	7	5	3.3
	RESET or CLEAR "L"		MIN	5	4	5	6	5	5	5	7	5	3.3
		D	MIN	3	3.5	4.5	3.5	4	5	5	7	5	3
$t_{su}$	PRE, CLR INACTIVE		MIN	0	-	2	0	-	3	3.5	5	3	2
			MIN	0.5	0	0	1	9.5	0.5	0	0.5	0.5	0
$t_{th}$			MIN	0.5	0	0	1	9.5	0.5	0	0.5	0.5	0
$t_{PLH}$	RESET	Q	MAX	10	10.5	9.6	11.5	11.5	11	13	18	11	5.4
$t_{PHL}$		$\bar{Q}$	MAX	10.5	11.5	12.5	12.5	12.5	11	13	18	11	5.4
$t_{PLH}$	CLEAR	Q	MAX	10	10.5	9.6	11.5	11.5	11	13	18	11	5.4
$t_{PHL}$		$\bar{Q}$	MAX	10.5	11.5	12.5	12.5	12.5	11	13	18	11	5.4
$t_{PLH}$	CLOCK	Q or $\bar{Q}$	MAX	10.5	10	9.4	14	9.5	10.5	10	17.5	10.5	5.2
$t_{PHL}$		Q or $\bar{Q}$	MAX	10.5	10	8.8	12	9.5	10.5	10	17.5	10.5	5.2


UNIT  $f_{max}$ : MHz, other: ns

## 4-BIT BISTABLE LATCHES

Logic Diagram



SN74LS75



CD74HC/HCT75

FUNCTION TABLE

INPUTS		OUTPUTS	
D	C	Q	Q̄
L	H	L	H
H	H	H	L
X	L	Q <sub>0</sub>	Q <sub>0</sub>

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	53	12	0.04	0.08	0.08	mA
I <sub>OH</sub>	MAX	-0.4	-0.4	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
t <sub>W</sub>			MIN	20	20	20	24	24
t <sub>SU</sub>			MIN	20	20	25	18	18
t <sub>th</sub>			MIN	5	5	5	3	3
t <sub>PLH</sub>	D	Q	MAX	30	27	30	33	42
t <sub>PHL</sub>	D	Q	MAX	25	17	30	33	42
t <sub>PLH</sub>	D	Q̄	MAX	40	20	30	39	42
t <sub>PHL</sub>	D	Q̄	MAX	15	15	30	39	42
t <sub>PLH</sub>	G	Q	MAX	30	27	33	39	42
t <sub>PHL</sub>	G	Q	MAX	15	25	33	39	42
t <sub>PLH</sub>	G	Q̄	MAX	30	30	33	39	45
t <sub>PHL</sub>	G	Q̄	MAX	15	15	33	39	45

UNIT: ns

## 4-BIT MAGNITUDE COMPARATORS

Logic Diagram



FUNCTION TABLE

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A>B	A<B	A=B	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3=B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2=B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	88	20	115	0.08	0.16	0.16	mA
$I_{OH}$	MAX	-0.4	-0.4	-1	-4	-4	-4	mA
$I_{OL}$	MAX	16	8	20	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	Number of Gate Levels	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	CD74 HCT
$t_{PLH}$	Any A or B data input	A<B, A>B	3	MAX	26	36	16	58	59	56
		A=B	4	MAX	35	45	18	50	53	60
$t_{PHL}$	Any A or B data input	A<B, A>B	3	MAX	30	30	16.5	58	59	56
		A=B	4	MAX	30	45	16.5	50	53	60
$t_{PLH}$	A<B, A=B	A>B	1	MAX	11	22	7.5	44	42	45
$t_{PHL}$	A<B, A=B	A>B	1	MAX	17	17	8.5	44	42	45
$t_{PLH}$	A=B	A=B	2	MAX	20	20	10.5	37	-	-
$t_{PHL}$	A=B	A=B	2	MAX	17	26	7.5	37	-	-
$t_{PLH}$	A>B, A=B	A<B	1	MAX	11	22	7.5	44	42	47
$t_{PHL}$	A>B, A=B	A<B	1	MAX	17	17	8.5	44	42	47

UNIT: ns


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.




## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

- $Y = A \oplus B$  or  $Y = \bar{A}B + A\bar{B}$
- 74AC11xxx : Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I <sub>CC</sub>	MAX	50	10	75	5.9	38	28	0.02	0.04	0.04	0.04	0.02	0.08	0.04	mA
I <sub>OH</sub>	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	mA
I <sub>OL</sub>	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	-24	-24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.08	0.02	0.02	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	24	24	8	8	6	12	24	mA
I <sub>OL</sub>	MAX	-24	-24	-8	-8	-6	-12	-24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
t <sub>PLH</sub>	A or B	Y	MAX	23	23	10.5	17	7.5	6.5	25	36	48	7.6	9	10.8	9.6
t <sub>PHL</sub>	A or B	Y	MAX	17	17	10	12	6.5	6.5	25	36	48	6.8	9.5	10.8	9
t <sub>PLH</sub>	A or B	Y	MAX	30	30	10.5	17	6.5	8	25	36	48	7.6	9	10.8	9.6
t <sub>PHL</sub>	A or B	Y	MAX	22	22	10	10	7	7.5	25	36	48	6.8	9.5	10.8	9

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub> Input Low	A or B	Y	MAX	10	14.6	10	10	16.5	10	4.6
t <sub>PHL</sub> Input Low	A or B	Y	MAX	10.5	14.6	10	10	16.5	10	4.6
t <sub>PLH</sub> Input High	A or B	Y	MAX	10	14.6	10	10	16.5	10	4.6
t <sub>PHL</sub> Input High	A or B	Y	MAX	10.5	14.6	10	10	16.5	10	4.6

UNIT: ns

# BCD COUNT SEQUENCE

Count	OUTPUTS			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

# BI-QUINARY

Count	OUTPUTS			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

# RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUTS			
R0(1)	R0(2)	R0(1)	R0(2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	L
L	X	L	X	Count	Count	Count	Count
L	X	X	L	Count	Count	Count	Count
X	L	L	X	Count	Count	Count	Count

# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>	MAX	39	15	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	mA
I <sub>OL</sub>	MAX	16	8	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
f <sub>max</sub>	A	Q <sub>A</sub>	MIN	32	32
	B	Q <sub>B</sub>		16	16
t <sub>w</sub>	A		MIN	15	15
	B			30	30
	RESET			15	30
t <sub>SU</sub>	RESET INACTIVE		MIN	25	25
t <sub>PLH</sub>	A	Q <sub>A</sub>	MAX	16	16
t <sub>PHL</sub>		Q <sub>A</sub>		18	18
t <sub>PLH</sub>	A	Q <sub>D</sub>	MAX	48	48
t <sub>PHL</sub>		Q <sub>D</sub>		50	50
t <sub>PLH</sub>	B	Q <sub>B</sub>	MAX	16	16
t <sub>PHL</sub>		Q <sub>B</sub>		21	21
t <sub>PLH</sub>	B	Q <sub>C</sub>	MAX	32	32
t <sub>PHL</sub>		Q <sub>C</sub>		35	35
t <sub>PLH</sub>	B	Q <sub>C</sub>	MAX	32	32
t <sub>PHL</sub>		Q <sub>C</sub>		35	35
t <sub>PLH</sub>	Set to 0	Any	MAX	40	40
t <sub>PHL</sub>	Set to 9	Q <sub>A</sub> , Q <sub>D</sub>	MAX	30	30
t <sub>PHL</sub>		Q <sub>B</sub> , Q <sub>C</sub>		40	40

UNIT f<sub>max</sub>: MHz, other: ns

# Logic Diagram



TIME	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	RESET
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0

TIME	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	RESET
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0



## 4-BIT BINARY COUNTERS

FUNCTION TABLE

COUNT	OUTPUTS			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

RESET INPUTS		OUTPUTS			
R0(1)	R0(2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	39	15	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT
f <sub>max</sub>	A	Q <sub>A</sub>	MIN	32	32	20	20
	B	Q <sub>B</sub>		16	16	20	20
t <sub>w</sub>	A		MIN	15	15	24	24
	B			30	30	24	24
	RESET			15	30	24	24
t <sub>su</sub>	RESET INACTIVE		MIN	25	25	-	-
						-	-
τ <sub>PLH</sub>	A	Q <sub>A</sub>	MAX	16	16	38	51
τ <sub>PHL</sub>				18	18	38	51
τ <sub>PLH</sub>	A	Q <sub>D</sub>	MAX	70	70	-	87
τ <sub>PHL</sub>				70	70	-	87
τ <sub>PLH</sub>	B	Q <sub>B</sub>	MAX	16	16	41	51
τ <sub>PHL</sub>				21	21	41	51
τ <sub>PLH</sub>	B	Q <sub>C</sub>	MAX	32	32	56	69
τ <sub>PHL</sub>				35	35	56	69
τ <sub>PLH</sub>	B	Q <sub>D</sub>	MAX	51	51	74	87
τ <sub>PHL</sub>				51	51	74	87
τ <sub>PHL</sub>	Set to 0	ANY	MAX	40	40	-	-

UNIT f<sub>max</sub> : MHz, other : ns

Logic Diagram



# Logic Diagram



FUNCTION		COUNT	
QF	QA	QF	QA
0	0	0	0
1	0	1	0
2	0	0	1
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

FUNCTION		COUNT	
QF	QA	QF	QA
0	0	0	0
1	0	1	0
2	0	0	1
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

PARAMETER		MAX		MIN	
QF	QA	QF	QA	QF	QA
0	0	0	0	0	0
1	0	1	0	1	0
2	0	0	1	0	1
3	0	1	1	1	1
4	1	0	0	0	0
5	1	0	1	1	1
6	1	1	0	0	0
7	1	1	1	1	1

PARAMETER		MAX		MIN	
QF	QA	QF	QA	QF	QA
0	0	0	0	0	0
1	0	1	0	1	0
2	0	0	1	0	1
3	0	1	1	1	1
4	1	0	0	0	0
5	1	0	1	1	1
6	1	1	0	0	0
7	1	1	1	1	1

L	L	L	L	L	L	L	H	64	H	1	1	1
L	L	L	L	L	L	L	H	64	H	2	2	1
L	L	L	L	L	L	H	L	64	H	4	4	1
L	L	L	L	L	H	L	L	64	H	8	8	1
L	L	L	L	H	L	L	L	64	H	16	16	1
L	L	L	H	L	L	L	L	64	H	32	32	1
L	L	L	H	H	H	H	H	64	H	63	63	1
L	L	L	H	H	H	H	H	64	L	H	63	1
L	L	L	H	L	H	L	L	64	H	40	40	1

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I <sub>CC</sub>	MAX	120	mA
I <sub>OH</sub>	MAX	16	mA
I <sub>OL</sub>	MAX	-0.4	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
f <sub>max</sub>	A	QA	MIN	25
t <sub>w</sub>	CLK		MIN	20
	CLR		MIN	15
t <sub>su</sub>	Positive		MIN	25
	Negative		MIN	0
t <sub>h</sub>	Positive		MIN	0
	Negative		MIN	20
t <sub>PLH</sub>	ENABLE	ENABLE	MAX	20
t <sub>PHL</sub>			MAX	21
t <sub>PLH</sub>	STRB	Z	MAX	18
t <sub>PHL</sub>			MAX	23
t <sub>PLH</sub>	CLK	Y	MAX	39
t <sub>PHL</sub>			MAX	30
t <sub>PLH</sub>	CLK	Z	MAX	18
t <sub>PHL</sub>			MAX	26
t <sub>PLH</sub>	RATE	Z	MAX	10
t <sub>PHL</sub>			MAX	14
t <sub>PLH</sub>	UNITY /CAS	Y	MAX	14
t <sub>PHL</sub>			MAX	10
t <sub>PLH</sub>	STRB	Y	MAX	30
t <sub>PHL</sub>			MAX	33
t <sub>PLH</sub>	CLK	ENABLE	MAX	30
t <sub>PHL</sub>			MAX	33
t <sub>PLH</sub>	CLR	Y	MAX	36
t <sub>PHL</sub>		Z	MAX	23
t <sub>PLH</sub>	RATE	Y	MAX	23
t <sub>PHL</sub>			MAX	23

1 UNIT f<sub>max</sub> - MHz; other - ns





## DUAL J-K FLIP-FLOPS WITH CLEAR

Logic Diagram







# FUNCTION TABLES

'107

INPUTS		OUTPUTS	
CLEAR	CLOCK	J K	Q $\bar{Q}$
L	X	X X	L H
H		L L	Q <sub>0</sub> Q <sub>0</sub>
H		H L	H L
H		L H	L H
H		H H	TOGGLE

'LS107A, 'HC107

INPUTS		OUTPUTS	
CLEAR	CLOCK	J K	Q $\bar{Q}$
L	X	X X	L H
H		L L	Q <sub>0</sub> Q <sub>0</sub>
H		H L	H L
H		L H	L H
H		H H	TOGGLE
H	H	X X	Q <sub>0</sub> Q <sub>0</sub>

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	20	6	0.04	0.08	0.08	mA
I <sub>OH</sub>	MAX	-0.4	-0.4	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	4	4	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
f <sub>max</sub>			MIN	15	30	25	20	19
t <sub>w</sub>	CLK H		MIN	20	20	20	-	-
	CLK L		MIN	47	-	20	-	-
	$\bar{C}P$		MIN	-	-	-	24	27
	CLR L (or R)		MIN	25	25	20	25	36
t <sub>su</sub>	J, K		MIN	0	20	25	30	30
	CLR INACTIVE		MIN	0	25	25	-	-
t <sub>h</sub>			MIN	0	0	0	3	5
t <sub>PLH</sub>	CLR (or R)	$\bar{Q}$	MAX	25	20	39	47	57
t <sub>PHL</sub>		Q	MAX	40	20	39	47	57
t <sub>PLH</sub>	CLK	$\bar{Q}$	MAX	25	20	32	-	-
t <sub>PHL</sub>		Q	MAX	40	20	32	-	-
t <sub>PLH</sub>	$\bar{C}P$	Q	MAX	-	-	-	51	65
t <sub>PHL</sub>		Q	MAX	-	-	-	51	65
t <sub>PLH</sub>	$\bar{C}P$	$\bar{Q}$	MAX	-	-	-	51	60
t <sub>PHL</sub>		$\bar{Q}$	MAX	-	-	-	51	60

UNIT f<sub>max</sub> : MHz, other : ns





# FUNCTION TABLE

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

† The output levels in this configuration are not guaranteed to meet the minimum levels for  $V_{OH}$ . Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
$I_{CC}$	MAX	15	8	4	17	17	0.04	0.08	0.08	0.08	0.08	mA
$I_{OH}$	MAX	-0.8	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-24	mA
$I_{OL}$	MAX	16	4	8	20	20	4	4	4	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
$f_{max}$			MIN	25	25	34	105	90	25	25	19	100	100
TW	CLK H		MIN	20	25	14.5	4	4	20	-	-	-	-
	CLK L		MIN	20	-	14.5	5.5	5	20	-	-	-	-
	CP		MIN	-	-	-	-	-	24	27	5	5	5
	PRE L		MIN	20	25	15	4	4	25	-	-	-	-
	CLR L		MIN	20	25	15	4	4	25	-	-	-	-
	$\bar{R}$		MIN	-	-	-	-	-	24	36	4.5	5.5	5.5
tsu	J, K		MIN	10	25	15	5.5	3	25	-	-	-	-
	PRE, CLR		MIN	10	-	10	2	2	6	-	-	-	-
	J, K to CP		MIN	-	-	-	-	-	30	30	5.5	5.5	5.5
th			MIN	6	5	0	0	1	0	3	5	0	1
tpLH	$\overline{PRE}$	Q	MAX	15	25	13	8	8	58	-	-	-	-
tpHL		$\overline{Q}$	MAX	35	40	15	10.5	10.5	58	-	-	-	-
tpLH	$\overline{CLR}$	Q	MAX	15	25	13	8	8	58	-	-	-	-
tpHL		$\overline{Q}$	MAX	25	40	15	10.5	10.5	58	-	-	-	-
tpLH	CLK	$\overline{Q}, Q$	MAX	16	25	16	9	8	44	-	-	-	-
tpHL			MAX	28	40	18	9	9.2	44	-	-	-	-
tpLH	$\overline{CP}$	Q	MAX	-	-	-	-	-	51	65	10.3	10.3	10.3
tpHL		$\overline{Q}$	MAX	-	-	-	-	-	51	65	10.3	10.3	10.3
tpLH	$\overline{CP}$	Q	MAX	-	-	-	-	-	51	60	10.3	10.3	10.3
tpHL		$\overline{Q}$	MAX	-	-	-	-	-	51	60	10.3	10.3	10.3
tpLH	$\overline{R}$	$\overline{Q}, Q$	MAX	-	-	-	-	-	47	57	12.2	12.2	12.2
tpHL			MAX	-	-	-	-	-	47	57	12.2	12.2	12.2


UNIT fmax : MHz, other : ns

## DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

FUNCTION TABLE

INPUTS	OUTPUT	
PRESET	CLEAR	Q
L	H	H
L	L	L
H	H	L
L	L	H
H	H	H
H	L	L
L	H	H
L	L	L
H	H	H
H	L	L
L	H	H
L	L	L
H	H	H
H	L	L
L	H	H
L	L	L

Logic Diagram



FUNCTION TABLE						
INPUTS				OUTPUTS		
CLEAR	A1	A2	B	B2	Q	Q̄
L	X	X	X	X	L	H
X	H	H	X	X	L†	H†
X	X	X	L	X	L†	H†
X	X	X	X	L	L†	H†
H	L	X	X	H	L	H
H	X	L	X	H	L	H
H	X	L	X	H	L	H
H	X	L	X	H	L	H
H	H	↓	H	H	L	H
H	↓	↓	H	H	L	H
H	↓	↓	H	H	L	H
↑	L	X	H	H	L	H
↑	X	L	H	H	L	H

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	6	25	4.5	19	0.04	0.08	0.08	0.08	0.08	0.01	mA
I <sub>OH</sub>	MAX	-0.4	-1	-0.4	-1	-4	-4	-4	-24	-24	-24	mA
I <sub>OL</sub>	MAX	8	20	8	20	4	4	4	24	24	24	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LVC 3V
f <sub>max</sub>			MIN	30	80	30	100	20	20	20	150
t <sub>w</sub>	PRE, CLR		MIN	25	8	10	5	25	24	27	-
	CLK H		MIN	20	6	16.5	5	25	-	-	3.3
	CLK L		MIN	-	6.5	16.5	5	25	-	-	3.3
	CP		MIN	-	-	-	-	-	24	24	-
t <sub>su</sub>	DATA		MIN	20	7	22	5	25	24	24	2.3
	PRE INACTIVE		MIN	25	-	20	5	25	-	-	2.4
	CLR INACTIVE		MIN	20	-	20	5	25	-	-	2.4
			MIN	0	0	0	0	0	0	3	0.7
t <sub>PLH</sub>	PRE or CLR	Q or Q̄	MAX	20	7	15	7.5	41	-	-	4.8
t <sub>PHL</sub>			MAX	20	7	18	7.5	41	-	-	4.8
t <sub>PLH</sub>	CLK	Q or Q̄	MAX	20	7	15	7.5	31	-	-	5.9
t <sub>PHL</sub>			MAX	20	7	19	7.5	31	-	-	5.9
t <sub>PLH</sub>	CP	Q or Q̄	MAX	-	-	-	-	-	53	53	-
t <sub>PHL</sub>			MAX	-	-	-	-	-	53	53	-
t <sub>PLH</sub>	S	Q or Q̄	MAX	-	-	-	-	-	47	48	-
t <sub>PHL</sub>			MAX	-	-	-	-	-	47	48	-
t <sub>PLH</sub>	R	Q or Q̄	MAX	-	-	-	-	-	54	56	-
t <sub>PHL</sub>			MAX	-	-	-	-	-	54	56	-

UNIT f<sub>max</sub>: MHz, other: ns


FUNCTION TABLE

INPUTS			OUTPUTS	
A1	A2	B	Q	$\bar{Q}$
L	X	H	L	H
X	L	H	L <sup>†</sup>	H <sup>†</sup>
X	X	L	L <sup>†</sup>	H <sup>†</sup>
H	H	X	L <sup>†</sup>	H <sup>†</sup>
H	L	H		
L	H	H		
L	X	L		
X	L	L		

See explanation of function table on page 1.

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

Logic Diagram

R<sub>int</sub> = 2 kΩ NOM

- NOTES: 1. An external capacitor may be connected between C<sub>ext</sub> (positive) and R<sub>ext</sub>/C<sub>ext</sub>.  
2. To use the internal timing resistor, connect R<sub>int</sub> to V<sub>CC</sub>. For improved pulse width accuracy and repeatability, connect an external resistor between R<sub>ext</sub>/C<sub>ext</sub> and V<sub>CC</sub> with R<sub>int</sub> open-circuited.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I <sub>CC</sub>	MAX	40	mA
I <sub>OH</sub>	MAX	-0.4	mA
I <sub>OL</sub>	MAX	16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t <sub>w</sub> (IN)	0	0	MIN	50
t <sub>PLH</sub>	A	Q	MAX	70
t <sub>PHL</sub>	B	Q	MAX	80
t <sub>PLH</sub>	A	$\bar{Q}$	MAX	55
t <sub>PHL</sub>	B	$\bar{Q}$	MAX	65

UNIT: NS

100% Duty Cycle

- Internal Timing Resistors (5kΩ)



R<sub>int</sub> is nominally 10 kΩ for '122 and 'LS122

FUNCTION TABLE

CLEAR	INPUTS				OUTPUTS	
	A1	A2	B	B2	Q	Q̄
L	X	X	X	X	L	H
X	H	H	X	X	L†	H†
X	X	X	L	X	L†	H†
X	X	X	X	L	L†	H†
H	L	X	↑	H		
H	L	X	H	↑		
H	X	L	↑	H		
H	X	L	H	↑		
H	↓	↓	H	H		
H	↓	H	H	H		
↑	L	X	H	H		
↑	X	L	H	H		

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>	MAX	66	11	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	mA
I <sub>OL</sub>	MAX	16	8	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
t <sub>w</sub>			MIN	40	40
t <sub>PLH</sub>	A	Q	MAX	33	33
	B			28	44
t <sub>PHL</sub>	A	Q̄	MAX	40	45
	B			36	56
t <sub>PLH</sub>	CLEAR	Q	MAX	27	27
		Q̄		40	45

UNIT: NS

## DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

- Retriggerable for Very Long Output Pulse, Up to 100% Duty Cycle

### Logic Diagram



FUNCTION TABLE

CLEAR	INPUTS		OUTPUTS	
	$\bar{A}$ (A)	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L†	H†
X	X	L	L†	H†
H	L	T		
H	L	H		
T	L	H		

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	66	20	0.16	0.16	0.65	0.975	0.28	0.65	mA
$I_{OH}$	MAX	-0.8	-0.4	-4	-4	-8	-8	-6	-12	mA
$I_{OL}$	MAX	16	8	4	4	8	8	6	12	mA


### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V
$t_W$			MIN	40	40	30	30	5	5	5	5
$t_{PLH}$	$\bar{A}$ (A)	Q	MAX	33	33	90	-	16	12	27.5	16
	B			28	44	90	-	16	12	27.5	16
$t_{PHL}$	$\bar{A}$ (A)	$\bar{Q}$	MAX	40	45	96	-	16	12	27.5	16
	B			36	56	96	-	16	12	27.5	16
$t_{PLH}$	CLEAR (R)	Q	MAX	27	27	65	-	13	14	22	13
		$\bar{Q}$		40	45	65	-	13	14	22	13

UNIT: NS

## DUAL VOLTAGE-CONTROLLED OSCILLATORS WITH ENABLE INPUTS

- Frequency Spectrum: 1Hz to 60MHz
- Typical fmax: 85MHz
- Typical Power Dissipation: 525mW



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	UNIT
I <sub>CC</sub>	MAX	150	mA
I <sub>OH</sub>	MAX	-1	mA
I <sub>OL</sub>	MAX	20	mA

## SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	S
f <sub>o</sub>	MIN	60


UNIT: NS

TBA	FREQ T3H	AT3H T3H	AT3H T3H	AT3H T3H	AT3H T3H	F	2	1	Y0H to X0H	TUPTUD	TUPTUD	REMARKS
0.4	0	0	0	0	0	0	0	0	XAM			
0.4	0	0	0	0	0	0	0	0	XAM	Y	A	
0.2	1.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	XAM			
0.0	0.01	1.01	0.01	0.01	0.01	0.01	0.01	0.01	XAM	Y	B	
0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM			
0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM			

0.0A	0.0V	0.0V	0.0V	0.0A	0.0A	0.0V	Y0H to X0H	TUPTUD	TUPTUD	REMARKS
0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM	Y	A	
0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM			
0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM			
0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM	Y	B	
0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM			
0.0	0.0	0.0	0.0	0.0	0.0	0.0	XAM			



# Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	UNIT
I <sub>CC</sub>	MAX	54	20	40	0.08	0.16	0.08	0.16	49	49	30	mA
I <sub>OH</sub>	MAX	-5.2	-2.6	-15	-6	-6	-6	-6	-15	-15	-32	mA
I <sub>OL</sub>	MAX	16	24	64	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
I <sub>CC</sub>	MAX	7	0.04	0.02	0.02	0.02	0.01	0.01	mA
I <sub>OH</sub>	MAX	-32	-8	-8	-8	-16	-24	-24	mA
I <sub>OL</sub>	MAX	64	8	8	8	16	24	24	mA



## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT
t <sub>PLH</sub>	A	Y	MAX	13	15	6.5	30	30	33	38	5.7	6	4.9
t <sub>PHL</sub>			MAX	18	18	8	30	30	33	38	7.7	8	4.9
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	17	20	8.5	30	38	35	38	10.3	11.1	5.9
t <sub>PZL</sub>			MAX	25	25	9	30	38	35	38	11.7	12.8	6.8
t <sub>PHZ</sub>			MAX	8	20	6	30	38	33	42	8.9	9.4	6.2
t <sub>PLZ</sub>			MAX	12	20	6	30	38	33	42	8.6	9.9	6.2

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC
t <sub>PLH</sub>	A	Y	MAX	3.5	8.5	8.5	13	8.5	4.8	2.8
t <sub>PHL</sub>			MAX	3.9	8.5	8.5	13	8.5	4.8	2.8
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	4	8	8	13	8	5.4	3.5
t <sub>PZL</sub>			MAX	4	8	8	13	8	5.4	3.5
t <sub>PHZ</sub>			MAX	4.5	10	10	15	10	4.6	4
t <sub>PLZ</sub>			MAX	4.5	10	10	15	10	4.6	4

UNIT: NS

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVTH 3V	UNIT
ICC	MAX	62	22	48	0.08	0.16	0.16	51	51	30	7	mA
IOH	MAX	-5.2	-2.6	-15	-6	-6	-6	-15	-15	-32	-32	mA
IOL	MAX	16	24	64	6	6	6	64	64	64	64	mA

PARAMETER	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
ICC	MAX	0.04	0.02	0.02	0.02	0.01	0.01	mA
IOH	MAX	-8	-8	-8	-16	-24	-24	mA
IOL	MAX	8	8	8	16	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVTH 3V
tPLH	A	Y	MAX	13	15	7	30	30	36	6.3	6.3	6.3	3.8
tPHL			MAX	18	18	8.5	30	30	36	7.4	7.4	5.7	3.9
tPZH	G	Y	MAX	18	25	8.5	30	38	38	7.9	7.9	6.5	5.4
tPZL			MAX	25	35	8.5	30	38	38	10.5	10.5	6.5	5.2
tPHZ			MAX	16	25	7.5	30	38	42	10	10	6.8	3.8
tPLZ			MAX	18	25	8	30	38	42	12.3	12.3	6.7	5.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 5V	LV 3V	LVC 3V	ALVC
tPLH	A	Y	MAX	8.5	8.5	8.5	13	4.7	3.1
tPHL			MAX	8.5	8.5	8.5	13	4.7	3.1
tPZH	G	Y	MAX	8	8	8	13	5.7	3.3
tPZL			MAX	8	8	8	13	5.7	3.3
tPHZ			MAX	10	10	10	15	6	3.7
tPLZ			MAX	10	10	10	15	6	3.7

UNIT: ns

## 50-Ω LINE DRIVERS

$$\bullet Y = \overline{A + B}$$

## Logic Diagram



$$A = Y \oplus B$$

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I <sub>CC</sub>	MAX	57	mA
I <sub>OH</sub>	MAX	-42.4	mA
I <sub>OL</sub>	MAX	48	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t <sub>PLH</sub>	A, B	Y	MAX	9
t <sub>PHL</sub>	A, B	Y	MAX	12

UNIT: ns

## QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT TRIGGERS

$$\bullet Y = \overline{A \cdot B}$$

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	40	14	68	0.02	0.04	0.04	0.02	0.02	0.02	0.02	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-1	-4	-4	-4	-8	-8	-6	-12	mA
I <sub>OL</sub>	MAX	16	8	20	4	4	4	8	8	6	12	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V
t <sub>PLH</sub>	A, B	Y	MAX	22	22	10.5	31	38	50	11	10	17.5	11
t <sub>PHL</sub>	A, B	Y	MAX	22	22	13	31	38	50	11	8	17.5	11

UNIT: ns

## 13-INPUT POSITIVE-NAND GATES

$$\bullet Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M}$$



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	ALS	SN74 HC	UNIT
$I_{CC}$	MAX	10	0.34	0.02	mA
$I_{OH}$	MAX	-1	-0.4	-4	mA
$I_{OL}$	MAX	20	8	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	ALS	SN74 HC
$t_{PLH}$	A to M	Y	MAX	6	11	38
$t_{PHL}$	A to M	Y	MAX	7	25	38

UNIT: ns

## 136


## QUAD EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

$$\bullet Y = A \oplus B = \overline{A}B + A\overline{B}$$

## FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	UNIT
$I_{CC}$	MAX	50	10	5.9	31	mA
$V_{OH}$	MAX	5.5	5.5	5.5	5.5	V
$I_{OL}$	MAX	16	8	8	20	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS
$t_{PLH}$	A or B	Y (Other Output = L)	MAX	18	30	50	12.5
$t_{PHL}$	A or B	Y (Other Output = L)	MAX	50	30	15	7.1
$t_{PLH}$	A or B	Y (Other Output = L)	MAX	22	30	50	11.4
$t_{PHL}$	A or B	Y (Other Output = L)	MAX	55	30	15	10.7

UNIT: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUTS
A B C	Y
0 0 0	0
0 0 1	1
0 1 0	2
0 1 1	3
1 0 0	4
1 0 1	5
1 1 0	6
1 1 1	7

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
V <sub>CC</sub>	MAX	V
V <sub>EE</sub>	MAX	V
I <sub>CC</sub>	MAX	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
t <sub>PLH</sub>	A to B	Y (0 to 1)	MAX	ns
t <sub>PLL</sub>	A to B	Y (1 to 0)	MAX	ns
t <sub>PHL</sub>	A to B	Y (1 to 0)	MAX	ns
t <sub>PHL</sub>	A to B	Y (0 to 1)	MAX	ns




## 3-TO-8 LINE DECODERS/DEMULPLEXRS

- 3 Enable Inputs to Simplify Cascading and/or Data Reception
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE									
SELECT					DATA OUTPUT				
A	B	C	D	E	Y0	Y1	Y2	Y3	Y4
0	0	0	0	0	1	0	0	0	0
0	0	0	1	0	0	1	0	0	0
0	0	1	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	1	0
0	1	0	0	0	0	0	0	0	1
0	1	0	1	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUTS							
ENABLE	SELECT	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H	H	H
X	H	L	L	L	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	L	H	H
H	L	L	L	L	H	H	H	H	H	H	L	H
H	L	L	L	L	H	H	H	H	H	H	H	L

G2\* = G2A+G2B

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	UNIT
ICC	MAX	10	74	10	20	20	0.08	0.16	0.08	0.16	0.04	mA
IOH	MAX	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	mA
IOL	MAX	8	20	8	20	20	4	4	4	4	24	mA

PARAMETER	MAX or MIN	CD74 AC	ACT 11	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
ICC	MAX	0.16	0.04	0.16	0.04	0.04	0.02	0.02	0.01	mA
IOH	MAX	-24	-24	-24	-8	-8	-6	-12	-24	mA
IOL	MAX	24	24	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11
TP <sub>LH</sub>	A, B, C	Y (CD74:Y)	MAX	27	12	22	10	8.5	45	45	45	53	8.1
TP <sub>HL</sub>			MAX	39	12	18	9.5	9	45	45	45	53	8.8
TP <sub>LH</sub>	G2	Y (CD74:Y)	MAX	26	11	17	7.5	8	39	53	42	53	8.3
TP <sub>HL</sub>			MAX	38	11	17	8.5	7.5	39	53	42	53	8.3
TP <sub>LH</sub>	G1	Y (CD74:Y)	MAX	26	11	17	10	9	39	53	42	53	7.5
TP <sub>HL</sub>			MAX	38	11	17	10	8.5	39	53	42	53	7.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	ACT 11	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
TP <sub>LH</sub>	A, B, C	Y (CD74:Y)	MAX	11	9.8	12	11.5	13	18	11.5	6.7
TP <sub>HL</sub>			MAX	11	9.7	12	11.5	13	18	11.5	6.7
TP <sub>LH</sub>	G2	Y (CD74:Y)	MAX	10	8.9	10.5	11.5	12	18	11.5	6.5
TP <sub>HL</sub>			MAX	10	8.9	10.5	11.5	12	18	11.5	6.5
TP <sub>LH</sub>	G1	Y (CD74:Y)	MAX	11	9.3	11	11.5	11.5	18.5	11.5	5.8
TP <sub>HL</sub>			MAX	11	9.8	11	11.5	11.5	18.5	11.5	5.8

UNIT: ns



Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS				
ENABLE	SELECT						
G	B	A	Y0	Y1	Y2	Y3	
H	X	X	H	H	H	H	
L	L	L	H	H	H	H	
L	L	H	H	L	H	H	
L	H	L	H	L	L	H	
L	H	H	H	H	L	L	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	CD74 AC	ACT 11	CD74 ACT	UNIT
I <sub>CC</sub>	MAX	11	90	13	0.08	0.08	0.08	0.16	0.16	0.08	0.16	mA
I <sub>QH</sub>	MAX	-0.4	-1	-0.4	-4	-4	-4	-4	-24	-24	-24	mA
I <sub>QL</sub>	MAX	8	20	8	4	4	4	4	24	24	24	mA

PARAMETER	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.02	-	0.02	0.01	mA
I <sub>QH</sub>	MAX	-8	-8	-6	-12	-24	mA
I <sub>QL</sub>	MAX	8	8	6	12	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	CD74 AC	ACT 11	CD74 ACT
t <sub>PLH</sub>	A or B	Y (CD74: Y)	MAX	29	12	14	44	44	43	51	10.5	8.5	11.5
t <sub>PHL</sub>	A or B	Y (CD74: Y)	MAX	38	12	14	44	44	43	51	10.5	8.5	11.5
t <sub>PLH</sub>	G	Y (CD74: Y)	MAX	24	8	14	44	41	43	51	10.5	7.9	12
t <sub>PHL</sub>	G	Y (CD74: Y)	MAX	32	10	15	44	41	43	51	10.5	7.5	12

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub>	A or B	Y (CD74: Y)	MAX	10.5	10.5	16.5	10.5	6.2
t <sub>PHL</sub>	A or B	Y (CD74: Y)	MAX	10.5	10.5	16.5	10.5	6.2
t <sub>PLH</sub>	G	Y (CD74: Y)	MAX	9.5	9.5	14.5	9.5	4.7
t <sub>PHL</sub>	G	Y (CD74: Y)	MAX	9.5	9.5	14.5	9.5	4.7

UNIT: ns

### Logic Diagram




PARAMETER	MAX or MIN	S	UNIT	A100 30	A102 750	A104 720	A120 30	A102 20	2,3A	4	2,7	MIN w. XMM	RETESTING
Icc	MAX	44	mA	61.0	61.5	66.0	66.9	66.0	27	08	11	XMM	2
Ioh	MAX	-40	mA	0.0	2	3	0	1	0.5	0	2.0	XMM	2
Iol	MAX	60	mA	40	4	4	4	4	8	08	8	XMM	2

PARAMETER	INPUT	OUTPUT	MAX or MIN	S
TPLH	A, B, C, D	Y	MAX	6.5
TPHL			MAX	6.5

- Sink-Current Capability: 80mA
- Low Power Dissipation (SN74LS): 35mW (typ)

Logic Diagram



FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	UNIT
$I_{CC}$	MAX	70	13	mA
$V_o$ (OFF)	MAX	15	15	mA

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL	LS
$t_{PLH}$	MAX	50	50
$t_{PHL}$	MAX	50	50

UNIT: ns

Logic Diagram



UNIT	UNIT	UNIT	UNIT	UNIT	UNIT
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10

UNIT	UNIT	UNIT	UNIT	UNIT	UNIT
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10

UNIT	UNIT	UNIT	UNIT	UNIT	UNIT
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10
10	10	10	10	10	10

FUNCTION TABLE

INPUTS									OUTPUTS		
1	2	3	4	5	6	7	8	9	D	C	A
H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H
X	X	X	X	X	X	X	L	H	L	H	H
X	X	X	X	X	X	L	H	H	L	L	L
X	X	X	X	X	L	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	L	H	L
X	X	L	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	L


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	70	20	0.08	0.16	0.16	mA
$I_{OH}$	MAX	-0.8	-0.4	-4	-4	-4	mA
$I_{OL}$	MAX	16	8	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
$t_{PLH}$	MAX	19	33	48	48	53
$t_{PHL}$	MAX	19	23	48	48	53

UNIT:ns




## 8-TO 3-LINE OCTAL PRIORITY ENCODERS

FUNCTION TABLE

INPUTS								OUTPUTS							
A	B	C	D	E	F	G	H	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	GS	EO	El	ES	ET
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0
0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0

Logic Diagram



FUNCTION TABLE

INPUTS									OUTPUTS				
EI	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	L	H	H	H	H	L	L	L	L	H
L	X	X	L	H	H	H	H	H	H	L	L	L	H
L	X	L	H	H	H	H	H	H	H	L	L	L	H
L	L	H	H	H	H	H	H	H	H	H	L	L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	UNIT
ICC	MAX	60	20	0.08	mA
IOL	MAX	16	8	4	mA
IOH	MAX	-0.8	-0.4	-4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	WAVEFORM	MAX or MIN	TTL	LS	SN74 HC
TP <sub>LH</sub>	1 to 7	A0, A1 or A2	In-phase output	MAX	15	18	45
TP <sub>HL</sub>					14	25	45
TP <sub>LH</sub>	1 to 7	A0, A1 or A2	Out-of-phase output	MAX	19	36	45
TP <sub>HL</sub>					19	29	45
TP <sub>LH</sub>	0 to 7	E0	Out-of-phase output	MAX	10	18	38
TP <sub>HL</sub>					25	40	38
TP <sub>LH</sub>	0 to 7	GS	In-phase output	MAX	30	55	48
TP <sub>HL</sub>					25	21	48
TP <sub>LH</sub>	E1	A0, A1 or A2	In-phase output	MAX	15	25	49
TP <sub>HL</sub>					15	25	49
TP <sub>LH</sub>	E1	GS	In-phase output	MAX	12	17	36
TP <sub>HL</sub>					15	36	36
TP <sub>LH</sub>	E1	E0	In-phase output	MAX	15	21	41
TP <sub>HL</sub>					30	35	41

UNIT: ns





FUNCTION TABLE

INPUTS					STROBE	OUTPUT W
D	C	B	A	G		
X	X	X	X	L	H	H
L	L	L	L	L	L	E0
L	L	L	H	L	L	E1
L	L	H	L	L	L	E2
L	L	H	H	L	L	E3
L	H	L	L	L	L	E4
L	H	L	H	L	L	E5
L	H	H	L	L	L	E6
L	H	H	H	L	L	E7
H	L	L	L	L	L	E8
H	L	L	H	L	L	E9
H	L	H	L	L	L	E10
H	L	H	H	L	L	E11
H	H	L	L	L	L	E12
H	H	L	H	L	L	E13
H	H	H	L	L	L	E14
H	H	H	H	L	L	E15

NOTES:  
H = High Level, L = Low Level, X = irrelevant  
E0, E1 ... E15 = the complement of the level of the respective E input  
D0, D1 ... D7 = the level of the D respective input

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	UNIT
I <sub>CC</sub>	MAX	48	mA
I <sub>OH</sub>	MAX	-0.8	mA
I <sub>OL</sub>	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t <sub>PLH</sub>	A, B, C or D	W	MAX	35
t <sub>PHL</sub>				33
t <sub>PLH</sub>	Strobe $\bar{G}$	W	MAX	24
t <sub>PHL</sub>				30
t <sub>PLH</sub>	E0 thru E15 or E0 thru D7	W	MAX	14
t <sub>PHL</sub>				20


UNIT:ns

Logic Diagram



## 8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS		
SELECT			$\bar{G}$	$Y$ $W$		
C	B	A				
X	X	X	H	L	H	
L	L	L	L	D0	D0	
L	L	H	L	D1	D1	
L	H	L	L	D2	D2	
L	H	H	L	D3	D3	
H	L	L	L	D4	D4	
H	L	H	L	D5	D5	
H	H	L	L	D6	D6	
H	H	H	L	D7	D7	

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
$I_{CC}$	MAX	48	10	70	12	30	21	0.08	0.16	0.16	0.16	0.16	mA
$I_{OH}$	MAX	-0.8	-0.4	-1	-2.6	-15	-1	-6	-4	-4	-24	-24	mA
$I_{OL}$	MAX	16	8	20	24	48	24	6	4	4	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
$t_{PLH}$	A, B or C	Y	MAX	38	43	18	18	14.5	12	63	56	62
$t_{PHL}$				38	30	18	24	15	9	63	56	62
$t_{PLH}$	A, B or C	W (CD74: $\bar{Y}$ )	MAX	26	23	15	24	12	9.5	63	62	65
$t_{PHL}$				30	32	13.5	23	12	7.5	63	62	65
$t_{PLH}$	D0 to D7	Y	MAX	20	32	16.5	10	10.5	7.5	49	51	57
$t_{PHL}$				27	26	18	15	11	7.5	49	51	57
$t_{PLH}$	D0 to D7	W (CD74: $\bar{Y}$ )	MAX	14	21	13	15	6.5	7	49	56	54
$t_{PHL}$				14	20	12	15	4.5	5	49	56	54
$t_{PLH}$	$\bar{G}$	Y	MAX	33	42	12	18	14	10.5	32	42	44
$t_{PHL}$				33	32	12	19	11	7.5	32	42	44
$t_{PLH}$	$\bar{G}$	W (CD74: $\bar{Y}$ )	MAX	21	24	7	19	6	7	32	44	54
$t_{PHL}$				23	30	7	23	10	6	32	44	54

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT
$t_{PLH}$	A, B or C	Y	MAX	18.2	20.2
$t_{PHL}$				18.2	20.2
$t_{PLH}$	A, B or C	W (CD74: $\bar{Y}$ )	MAX	19.6	21.6
$t_{PHL}$				19.6	21.6
$t_{PLH}$	D0 to D7	Y	MAX	13.5	15.5
$t_{PHL}$				13.5	15.5
$t_{PLH}$	D0 to D7	W (CD74: $\bar{Y}$ )	MAX	14.9	16.9
$t_{PHL}$				14.9	16.9
$t_{PLH}$	$\bar{G}$	Y	MAX	12.2	12.1
$t_{PHL}$				12.2	12.1
$t_{PLH}$	$\bar{G}$	W (CD74: $\bar{Y}$ )	MAX	13.5	13.5
$t_{PHL}$				13.5	13.5

UNIT: ns



		FUNCTION TABLE					
		X	X	X	L	L	L
		X	X	X	H	L	H

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I <sub>CC</sub>	MAX	60	10	70	14	33	20	0.08	0.16	0.16	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-1	-2.6	-15	-1	-6	-4	-4	-24	-24	mA
I <sub>OL</sub>	MAX	16	8	20	24	48	20	6	4	4	24	24	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
t <sub>PLH</sub>	DATA	Y	MAX	18	15	9	10	7	8	35	44	51	13.3	18
			MAX	23	26	9	15	8	7.5	35	44	51	13.3	18
t <sub>PLH</sub>	SELECT	Y	MAX	34	29	18	21	12.5	12	38	48	51	20	22
			MAX	34	38	18	21	11	10.5	38	48	51	20	22
t <sub>PLH</sub>	STROBE	Y	MAX	30	24	15	18	11.5	10.5	24	36	41	11.8	12.6
			MAX	23	32	13.5	18	9	8	24	36	41	11.8	12.6

UNIT: ns

## 4-LINE TO 16-LINE DECODER/DEMULTIPLEXER

Logic Diagram




STROBE (2)
1

SELECT (13)	TOEFL
A	

(15) DATA



Logic Diagram



# FUNCTION TABLES

2-LINE TO 4-LINE DECODER OR  
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS				OUTPUTS			
SELECT	STROBE	DATA		1Y0	1Y1	1Y2	1Y3
B	A	1G	1C				
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
X	X	X	L	H	H	H	H

2-LINE TO 4-LINE DECODER OR  
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS				OUTPUTS			
SELECT	STROBE	DATA		2Y0	2Y1	2Y2	2Y3
B	A	2G	2C				
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	H	L	L	H	H	H	L
X	X	X	H	H	H	H	H

3-LINE TO 8-LINE DECODER OR  
1-LINE TO 8-LINE DEMULTIPLEXER

INPUTS				OUTPUTS							
SELECT	STROBE or DATA			(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C†	B	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L

† C = inputs 1C and 2C connected together

‡ G = inputs 1G and 2G connected together

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
ICC	MAX	40	10	13	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-0.4	mA
I <sub>OL</sub>	MAX	16	8	8	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
TP <sub>LH</sub>	A or B	Y	MAX	32	26	14
TP <sub>PH</sub>	A or B			32	30	12
TP <sub>LH</sub>	1C	Y	MAX	24	27	12
TP <sub>PH</sub>	1C			30	27	14

UNIT: ns

# DECODERS/DEMULTIPLEXERS

- Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
- Outputs: Open-Collector

Logic Diagram



# FUNCTION TABLES

2-LINE TO 4-LINE DECODER OR  
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS				OUTPUTS			
SELECT		STROBE	DATA	1Y0	1Y1	1Y2	1Y3
B	A	1G	1C				
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
X	X	X	L	H	H	H	H

2-LINE TO 4-LINE DECODER OR  
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS				OUTPUTS			
SELECT		STROBE	DATA	2Y0	2Y1	2Y2	2Y3
B	A	2G	2C				
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	H	L	L	H	H	H	L
X	X	X	H	H	H	H	H

3-LINE TO 8-LINE DECODER OR  
1-LINE TO 8-LINE DEMULTIPLEXER

INPUTS				OUTPUTS							
SELECT			STROBE or DATA	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C†	B	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	L	H	H
H	H	H	L	H	H	H	H	H	H	L	H

† C = inputs 1C and 2C connected together

‡ G = inputs 1G and 2G connected together

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
I <sub>CC</sub>	MAX	40	10	9	mA
I <sub>OL</sub>	MAX	16	8	8	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	mV


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
t <sub>PLH</sub>	2C	Y	MAX	23	40	38
t <sub>PHL</sub>	1G or 2G			30	51	22
t <sub>PLH</sub>	A or B	Y	MAX	34	46	55
t <sub>PHL</sub>	A or B			34	51	25
t <sub>PLH</sub>	1C	Y	MAX	27	48	50
t <sub>PHL</sub>	1C			33	48	23


UNIT: ns

QUAD 2-TO-1-LINE DATA SELECTOR/MULTIPLEXERS

Logic Diagram



## Logic diagram



FUNCTION	DATA	DATA	DATA	DATA	DATA	DATA
Y	0	1	2	3	4	5
W	6	7	8	9	10	11

FUNCTION	DATA	DATA	DATA	DATA	DATA	DATA
Y	0	1	2	3	4	5
W	6	7	8	9	10	11

FUNCTION TABLE

STROBE	INPUTS		OUTPUT
	SELECT	A B	
H	X	X X	L
L	L	L X	L
L	L	H X	H
L	H	X L	L
L	H	X H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	UNIT
$I_{CC}$	MAX	48	16	78	11	28	23	0.08	0.16	0.08	0.16	mA
$I_{OH}$	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-6	-4	-6	-4	mA
$I_{OL}$	MAX	16	8	20	8	20	20	6	4	6	4	mA

PARAMETER	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
$I_{CC}$	MAX	0.16	0.16	0.04	0.02	-	0.02	0.01	mA
$I_{OH}$	MAX	-24	-24	-8	-8	-6	-12	-24	mA
$I_{OL}$	MAX	24	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT
$t_{PLH}$	DATA	Y	MAX	14	14	7.5	14	6	6.5	32	38	35	38
$t_{PHL}$				14	14	6.5	12	5.5	7	32	38	35	38
$t_{PLH}$	STROBE	Y	MAX	20	20	12.5	20	10.5	11	29	41	33	41
$t_{PHL}$				21	21	12	13	7.5	7	29	41	33	41
$t_{PLH}$	SELECT	Y	MAX	23	23	15	24	11	11	31	44	40	44
$t_{PHL}$				27	27	15	17	10	8	31	44	40	44

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
$t_{PLH}$	DATA	Y	MAX	8.5	9.5	9.5	9.8	15	9.5	5.2
$t_{PHL}$				8.5	9.5	9.5	9.8	15	9.5	5.2
$t_{PLH}$	STROBE	Y	MAX	13.5	13.5	12	12	19.5	12	6.5
$t_{PHL}$				13.5	13.5	12	12	19.5	12	6.5
$t_{PLH}$	SELECT	Y	MAX	14.5	14.5	11.5	12	19	11.5	6.8
$t_{PHL}$				14.5	14.5	11.5	12	19	11.5	6.8

UNIT: ns


## QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

- Buffered Inputs and Outputs

FUNCTION TABLE

SELECT	B	A	SELECT	OUTPUT
0	0	0	0	0
1	0	1	1	1
2	1	0	0	1
3	1	1	1	0

Logic Diagram



FUNCTION TABLE

STROBE	INPUTS		OUTPUT
	SELECT	A B	
H	X	X X	H
L	L	L X	H
L	L	H X	L
L	H	X L	H
L	H	X H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	11	81	10	22.5	15	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.4	-1	-0.4	-2	-1	-6	-4	-4	mA
I <sub>OL</sub>	MAX	8	20	8	20	20	6	4	4	mA

PARAMETER	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	0.04	0.02	mA
I <sub>OH</sub>	MAX	-24	-24	-8	-8	mA
I <sub>OL</sub>	MAX	24	24	8	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	DATA	Y	MAX	12	6	15	5	7	32	42	42
				15	6	8	4.5	4.5	32	42	42
t <sub>PHL</sub>	STROBE	Y	MAX	17	11.5	18	6.5	7	29	48	48
				24	12	18	10	6.5	29	48	48
t <sub>PLH</sub>	SELECT	Y	MAX	20	12	18	9.5	9.5	31	45	45
				24	12	18	10.5	7	31	45	45

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT
t <sub>PLH</sub>	DATA	Y	MAX	8	9.2	9.5	9.8
				8	9.2	9.5	9.8
t <sub>PHL</sub>	STROBE	Y	MAX	11.9	12.4	12	12
				11.9	12.4	12	12
t <sub>PLH</sub>	SELECT	Y	MAX	12.9	13.5	11.5	12
				12.9	13.5	11.5	12

UNIT: ns



Logic Diagram




- Carry Output for n-Bit Cascading
- Asynchronous Clear Function

III

## SYNCHRONOUS 4-BIT BINARY COUNTERS

- Asynchronous Clear Function
- Carry Output for n-Bit Cascading

Logic Diagram



† For simplicity, routing of complementary signals  $\overline{LD}$  and  $\overline{CK}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	101	32	21	53	55	0.08	0.16	0.16	0.08	0.08	-	0.02	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-0.4	-2	-1	4	-4	-4	-24	-24	-6	-12	mA
I <sub>OL</sub>	MAX	16	8	8	20	20	-4	4	4	24	24	-6	12	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
f <sub>max</sub>			MIN	25	25	40	75	90	25	20	20
t <sub>w</sub>	CLOCK		MIN	25	25	-	-	7	20	24	24
	CLEAR			20	20	15	8	5	20	30	30
t <sub>su</sub>	INPUT A, B, C, D		MIN	20	20	15	8	5	38	18	15
	ENABLE, P, T			20	20	15	8	11.5	43	15	20
	LOAD			25	20	15	8	11.5	34	18	18
	CLEAR INACTIVE			20	25	10	8	-	31	20	-
				0	3	0	0	2	0	3	5
t <sub>h</sub>			MIN	0	3	0	0	2	0	3	5
TP <sub>LH</sub>	CLOCK	RIPPLE CARRY	MAX	35	35	20	16.5	15	54	56	63
TP <sub>HL</sub>				35	35	20	12.5	15	54	56	63
TP <sub>LH</sub>	CLOCK	ANY Q	MAX	25	24	15	7	9.5	51	56	59
TP <sub>HL</sub>				29	27	20	13	11	51	56	59
TP <sub>LH</sub>	ENABLE T	RIPPLE CARRY	MAX	16	14	13	9	8.5	49	36	48
TP <sub>HL</sub>				16	14	13	8.5	8.5	49	36	48
TP <sub>HL</sub>	CLEAR	ANY Q	MAX	38	28	24	13	13	53	63	75
		RIPPLE CARRY	MAX	-	-	23	12.5	11.5	55	63	75

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	LV 3V	LV 5V
f <sub>max</sub>			MIN	103	91	50	85
t <sub>w</sub>	CLOCK		MIN	4.8	5.4	5	5
	CLEAR			4.4	5.3	5	5
t <sub>su</sub>	INPUT A, B, C, D		MIN	4.4	4.4	6.5	4.5
	ENABLE, P, T			-	-	9	6
	LOAD			5.3	5.3	9.5	6
	CLEAR INACTIVE			-	-	2.5	1.5
				0	0	1	1
t <sub>h</sub>			MIN	0	0	1	1
TP <sub>LH</sub>	CLOCK	RIPPLE CARRY	MAX	15.2	15.2	23.5	14
TP <sub>HL</sub>				15.2	15.2	23.5	14
TP <sub>LH</sub>	CLOCK	ANY Q	MAX	15	15	18.5	11.5
TP <sub>HL</sub>				15	15	18.5	11.5
TP <sub>LH</sub>	ENABLE T	RIPPLE CARRY	MAX	9.4	9.8	18	11.5
TP <sub>HL</sub>				9.4	9.8	18	11.5
TP <sub>HL</sub>	CLEAR	ANY Q	MAX	15	15	19.5	12.5
		RIPPLE CARRY	MAX	15	15	19	12

UNIT f<sub>max</sub> : MHz, other : ns

## Logic Diagram



† For simplicity, routing of complementary signals  $\overline{LD}$  and  $\overline{CK}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

RECOMMENDED OPERATING CONDITIONS  
SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC
f <sub>max</sub>			MIN	25	25	40	40	75	90	25
t <sub>w</sub>	CLOCK		MIN	25	25	10	-	-	7	20
				20	20	10	12.5	6.7	-	-
t <sub>su</sub>	INPUT A, B, C, D ENABLE, P, T		MIN	20	20	4	15	8	5	38
				20	20	12	15	8	11.5	43
				25	20	14	15	8	11.5	34
				20	20	14	15	12	-	40
				0	3	3	0	0	2	0
t <sub>h</sub>			MIN	0	3	3	0	0	2	0
t <sub>PLH</sub>	CLOCK	RIPPLE CARRY	MAX	35	35	25	20	16.5	15	54
t <sub>PHL</sub>				35	35	25	20	12.5	15	54
t <sub>PLH</sub>	CLOCK	ANY Q	MAX	25	24	15	15	7	9.5	51
t <sub>PHL</sub>				29	27	15	20	13	11	51
t <sub>PLH</sub>	ENABLE T	RIPPLE CARRY	MAX	16	14	15	13	9	8.5	49
t <sub>PHL</sub>				16	14	15	13	8.5	8.5	49

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V
f <sub>max</sub>			MIN	20	20	103	91	50	85
t <sub>w</sub>	CLOCK		MIN	24	24	4.8	5.4	5	5
				-	-	-	-	-	-
t <sub>su</sub>	INPUT A, B, C, D ENABLE, P, T		MIN	18	15	4.4	4.4	6.5	4.5
				15	20	4.4	5.3	9	6
				18	18	5.3	6.6	9.5	6
				20	20	5.3	6.6	4	3.5
				3	5	0	0	1	1
t <sub>h</sub>			MIN	3	5	0	0	1	1
t <sub>PLH</sub>	CLOCK	RIPPLE CARRY	MAX	56	63	15.2	15.2	23.5	14
t <sub>PHL</sub>				56	63	15.2	15.2	23.5	14
t <sub>PLH</sub>	CLOCK	ANY Q	MAX	56	59	15	15	18.5	11.5
t <sub>PHL</sub>				56	59	15	15	18.5	11.5
t <sub>PLH</sub>	ENABLE T	RIPPLE CARRY	MAX	36	48	9.4	9.8	18	11.5
t <sub>PHL</sub>				36	48	9.4	9.8	18	11.5

UNIT f<sub>max</sub> : MHz, other : ns

## 8-BIT PARALLEL OUT SERIAL SHIFT REGISTERS

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs



FUNCTION TABLE

INPUTS				OUTPUTS			
CLEAR	CLOCK	A	B	Q <sub>A</sub>	Q <sub>B</sub> ... Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>L</sub>
L	X	X	X	L	L	L	L
H	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>	Q <sub>L0</sub>
H	↑	H	H	H	Q <sub>An</sub>	Q <sub>Gn</sub>	Q <sub>Gn</sub>
H	↑	L	X	L	Q <sub>An</sub>	Q <sub>Gn</sub>	Q <sub>Gn</sub>
H	↑	X	L	L	Q <sub>An</sub>	Q <sub>Gn</sub>	Q <sub>Gn</sub>

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	54	27	24	0.08	0.16	0.16	0.16	0.16	-	0.02	mA
I <sub>OH</sub>	MAX	-0.4	-0.4	-0.4	-4	-4	-4	-24	-24	-6	-12	mA
I <sub>OL</sub>	MAX	8	8	8	4	4	4	24	24	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
f <sub>max</sub>				MIN	25	25	50	25	20	18	75	70
t <sub>w</sub>	CLR "L"			MIN	20	20	16	25	18	27	4.5	4.5
	CLK "H"			MIN	20	20	10	20	24	27	6.7	7.1
	CLK "L"			MIN	20	20	10	20	24	27	6.7	7.1
t <sub>su</sub>	DATA			MIN	15	15	6	25	18	18	2.5	2.5
	CLEAR INACTIVE			MIN	20	20	8	25	18	18	2.5	2.5
t <sub>h</sub>				MIN	5	5	2	5	4	4	2.5	3
t <sub>PHL</sub>		CLEAR	Q	MAX	42	36	20	51	42	57	13.9	15.8
t <sub>PLH</sub>		CLOCK	Q	MAX	30	27	16	44	51	54	12.5	14.9
t <sub>PHL</sub>		CLOCK	Q	MAX	37	32	17	44	51	54	12.5	14.9

PARAMETER		INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V
f <sub>max</sub>				MIN	45	75
t <sub>w</sub>	CLR "L"			MIN	5	5
	CLK "H"			MIN	5	5
	CLK "L"			MIN	5	5
t <sub>su</sub>	DATA			MIN	6	4.5
	CLEAR INACTIVE			MIN	2.5	2.5
t <sub>h</sub>				MIN	0	1
t <sub>PHL</sub>		CLEAR	Q	MAX	18.5	12.5
t <sub>PLH</sub>		CLOCK	Q	MAX	18.5	12.5
t <sub>PHL</sub>		CLOCK	Q	MAX	18.5	12.5

UNIT f<sub>max</sub> : MHz, other : ns



● Parallel-to-Serial Data Conversion



FUNCTION TABLE

SHIFT/ LOAD	INPUTS				INTERNAL OUTPUTS		OUTPUT Q <sub>H</sub>
	CLOCK INHIBIT	CLOCK	SERIAL	PARALLEL A...H	Q <sub>A</sub>	Q <sub>B</sub>	
L	X	X	X	a...h	a	b	h
H	L	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>
H	L	↑	H	X	H	Q <sub>An</sub>	Q <sub>Gn</sub>
L	L	↑	L	X	L	Q <sub>An</sub>	Q <sub>Gn</sub>
H	H	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	63	30	24	0.08	0.16	0.16	-	0.02	mA
I <sub>QH</sub>	MAX	-0.8	-0.4	-0.4	-4	-4	-4	-6	-12	mA
I <sub>OL</sub>	MAX	16	8	8	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER				INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
fmax						MIN	20	25	45	25	20	18	50	85
tw	CLOCK	High				MIN	25	15	11	20	24	27	7	4
		Low				MIN	25	25	11	20	24	27	7	4
	SH/ LD "L"	High				MIN	15	25	-	-	-	-	-	-
		Low				MIN	15	17	12	20	24	30	9	6
tsu	CLK INH					MIN	30	30	11	25	24	30	5	3.5
	DATA						10	10	10	25	24	30	8.5	5
	SER						20	20	10	10	24	30	6	4
	SH/ LD "H"						45	45	10	20	-	-	6	4
th						MIN	0	0	4	5	11	11	0.5	1
tPLH	CLOCK		QH or QH		MAX	24	25	13	38	50	60	21.5	13.5	
tPHL			QH or QH			31	25	14	38	50	60	21.5	13.5	
tPLH	SH/ LD		QH or QH		MAX	31	35	20	38	53	60	22	13.5	
tPHL			QH or QH			40	35	22	38	53	60	22	13.5	
tPLH	H		QH		MAX	17	25	13	38	45	53	20	12.5	
tPHL			QH			36	30	16	38	45	53	20	12.5	
tPLH	H		QH		MAX	27	30	15	38	45	53	20	12.5	
tPHL			QH			27	25	16	38	45	53	20	12.5	

UNIT f<sub>max</sub> : MHz, other : ns


## 8-BIT SHIFT REGISTERS

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion

FUNCTION TABLE

OUTPUT	DATA INPUTS	SHIFT	CLOCK	RESET	LOAD	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>
Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>	Q <sub>H</sub>

Logic Diagram



FUNCTION TABLE

CLEAR	SHIFT/ LOAD	INPUTS				INTERNAL OUTPUTS		OUTPUT QH
		CLOCK INHIBIT	CLOCK	SERIAL	PARALLEL A...H	QA	QB	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	QA0	QB0	QH0
H	L	L	↑	X	a...h	a	b	h
H	H	L	↑	H	X	H	QAn	QGn
H	H	L	↑	L	X	L	QAn	QGn
H	X	H	↑	X	X	QA0	QB0	QH0


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	127	32	24	60	0.08	0.16	0.16	-	0.02	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-0.4	-1	-4	-4	-4	-6	-12	mA
I <sub>OL</sub>	MAX	16	8	8	20	4	4	4	6	12	mA


SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
f <sub>max</sub>				MIN	25	25	45	110	25	20	16	50	85
t <sub>w</sub>	CLOCK			MIN	20	20	10	3.5	20	24	30	7	4
	CLEAR			MIN	20	25	9	4	25	30	53	7	5
t <sub>su</sub>	Mode Control			MIN	30	30	16	4	36	44	45	6	4
	DATA			MIN	20	20	7	3	20	24	24	6	4.5
t <sub>h</sub>				MIN	0	0	3	0	0	1	0	0	1
t <sub>PHL</sub>		CLEAR	QH	MAX	35	30	14	9.5	30	48	60	18.5	12
t <sub>PHL</sub>				MAX	30	25	13	14	38	48	60	21.5	13.5
t <sub>PLH</sub>		CLOCK	QH	MAX	26	20	12	9	38	48	60	21.5	13.5

UNIT f<sub>max</sub> : MHz, other : ns



Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	S	ALS	AS	F	UNIT
I <sub>CC</sub>		MAX	45	160	25	63	52	mA
I <sub>OH</sub>	R <sub>CO</sub>	MAX	-0.4	-1	-0.4	-2	-1	mA
	Q	MAX	-1.2	-1	-0.4	-2	-1	mA
I <sub>OL</sub>	R <sub>CO</sub>	MAX	8	20	8	20	20	mA
	Q	MAX	24	20	8	20	20	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F
f <sub>max</sub>			MIN	20	40	40	75	90
t <sub>PLH</sub>	CLK	R <sub>CO</sub>	MAX	40	21	20	16.5	17
t <sub>PHL</sub>				25	28	20	13	12.5
t <sub>PLH</sub>	CLK	ANY Q	MAX	25	15	15	13	9.5
t <sub>PHL</sub>				25	15	20	7	13
t <sub>PLH</sub>	ENT	R <sub>CO</sub>	MAX	25	12	13	9	7
t <sub>PHL</sub>				20	25	16	9	9
t <sub>PLH</sub>	U/ $\bar{D}$	R <sub>CO</sub>	MAX	35	15	19	12	12.5
t <sub>PHL</sub>				25	22	19	13	12

UNIT f<sub>max</sub> : MHz, other : ns



## 4-BY-4 REGISTER FILES

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times: Typically 20ns
- Expandable to 1024 Words of 4 Bits



WRITE FUNCTION TABLE

WRITE INPUTS			OUTPUTS			
W <sub>B</sub>	W <sub>A</sub>	$\overline{G}_W$	0	1	2	3
L	L	L	Q = D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	H	L	Q <sub>0</sub>	Q = D	Q <sub>0</sub>	Q <sub>0</sub>
H	L	L	Q <sub>0</sub>	Q <sub>0</sub>	Q = D	Q <sub>0</sub>
H	H	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q = D
X	X	H	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>

READ FUNCTION TABLE

READ INPUTS			OUTPUTS			
R <sub>B</sub>	R <sub>A</sub>	$\overline{G}_R$	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>	MAX	150	40	mA
V <sub>OH</sub>	MAX	5.5	5.5	V
I <sub>OL</sub>	MAX	16	8	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
f <sub>max</sub>			MIN		
t <sub>w</sub>			MIN	25	25
t <sub>su</sub>	D		MIN	10	10
	W		MIN	15	15
t <sub>h</sub>	D		MIN	15	15
	W		MIN	5	5
t <sub>PLH</sub>	READ ENABLE	Q	MAX	15	30
t <sub>PHL</sub>				30	30
t <sub>PLH</sub>	READ SELECT	Q	MAX	35	40
t <sub>PHL</sub>				40	40
t <sub>PLH</sub>	WRITE ENABLE	Q	MAX	40	45
t <sub>PHL</sub>				45	40
t <sub>PLH</sub>	DATA	Q	MAX	30	45
t <sub>PHL</sub>				45	35

UNIT f<sub>max</sub> : MHz; other : ns


- 3-State Outputs Interface Directly
- Fully Independent Clock Virtually

Logic Diagram





# Logic Diagram



## CTIONS


[illegible]

0.01	0.02
------	------

## HEX D-TYPE FLIP-FLOPS

- Buffered Clock and Direct Clear Inputs
- Fully Buffered Outputs for Maximum Isolation from External Disturbances

FUNCTION TABLE

INPUTS			OUTPUT
CLEAR	CLOCK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
L	L	X	Q <sub>O</sub>

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	65	26	144	19	45	55	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	20	8	20	20	4	4	4	mA

PARAMETER	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	0.04	0.04	-	0.02	mA
I <sub>OH</sub>	MAX	-24	-24	-8	-8	-6	-12	mA
I <sub>OL</sub>	MAX	24	24	8	8	6	12	mA


SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX OR MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC
fmax				MIN	25	30	75	50	100	80	25	20	17	95
tw	CLR LOW			MIN	20	20	10	10	5	5	20	24	38	4
	CLK LOW			MIN	20	20	7	10	4	4	20	24	30	5.2
	CLK HIGH				20	20	7	10	6	6	20	24	30	5.2
tsu	DATA INPUT			MIN	20	20	5	10	4	4.5	25	18	24	2
	CLR INACTIVE	MIN	25	25	5	6	6	5	25	-	-	-		
th			MIN	5	5	3	0	1	1	0	5	5	3	
tPLH			MAX	25	-	-	18	-	-	40	45	66	14.5	
				35	35	22	23	14	15	40	45	66	14.5	
tPLH			MAX	30	30	12	15	8	9	40	50	60	13.5	
tPHL				35	30	17	17	10	11	40	50	60	13.5	

PARAMETER		INPUT	OUTPUT	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V
fmax				MIN	80	80	65	50	80
tw	CLR LOW			MIN	4	5	5	5	5
	CLK HIGH			MIN	6.2	5	5	5	5
	CLK LOW				6.2	5	5	5	5
tsu	DATA INPUT			MIN	2	4.5	5	6	4.5
	CLR INACTIVE			MIN	-	2.5	3.5	3	2.5
th				MIN	2.5	0.5	0	0	0.5
tPLH	CLR	ANY Q	MAX	15.5	-	-	17	11	
tPHL				15.5	11	13	17	11	
tPLH	CLK	ANY Q	MAX	14	10.5	10	16.5	10.5	
tPHL				14	10.5	10	16.5	10.5	

UNIT f<sub>max</sub> : MHz, other : ns


Logic Diagram



To Five Other Channels



## Logic Diagram



FUNCTION TABLE (ACTIVE LOW)

SELECTION S3 S2 S1 S0	ACTIVE-LOW DATA		
	M = H LOGIC FUNCTION	M = L: ARITHMETIC OPERATIONS	
		Cn = L (no carry)	Cn = H (with carry)
L L L L	$F = \bar{A}$	$F = A \text{ MINUS } 1$	$F = A$
L L L H	$F = \bar{A}\bar{B}$	$F = AB \text{ MINUS } 1$	$F = AB$
L L H L	$F = \bar{A} \oplus B$	$F = AB \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
L L H H	$F = 1$	$F = \text{MINUS } 12\text{'s COMPL}$	$F = 0$
L H L L	$F = \bar{A} \oplus \bar{B}$	$F = A \text{ PLUS } (A \oplus \bar{B})$	$F = A \text{ PLUS } (A \oplus \bar{B}) \text{ PLUS } 1$
L H L H	$F = \bar{B}$	$F = AB \text{ PLUS } (A \oplus \bar{B})$	$F = AB \text{ PLUS } (A \oplus \bar{B}) \text{ PLUS } 1$
L H H L	$F = A \oplus \bar{B}$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L H H H	$F = A \oplus B$	$F = A \oplus B$	$F = (A \oplus B) \text{ PLUS } 1$
H L L L	$F = \bar{A}\bar{B}$	$F = A \text{ PLUS } (A \oplus B)$	$F = A \text{ PLUS } (A \oplus B) \text{ PLUS } 1$
H L L H	$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H L H L	$F = B$	$F = \bar{A}\bar{B} \text{ PLUS } (A \oplus B)$	$F = \bar{A}\bar{B} \text{ PLUS } (A \oplus B) \text{ PLUS } 1$
H L H H	$F = A \oplus B$	$F = (A \oplus B)$	$F = (A \oplus B) \text{ PLUS } 1$
H H L L	$F = 0$	$F = A \text{ PLUS } A'$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H H L H	$F = \bar{A}\bar{B}$	$F = AB \text{ PLUS } A$	$F = AB \text{ PLUS } A \text{ PLUS } 1$
H H H L	$F = AB$	$F = \bar{A}\bar{B} \text{ PLUS } A$	$F = \bar{A}\bar{B} \text{ PLUS } A \text{ PLUS } 1$
H H H H	$F = A$	$F = A$	$F = A \text{ PLUS } 1$

FUNCTION TABLE (ACTIVE HIGH)

SELECTION S3 S2 S1 S0	ACTIVE-HIGH DATA		
	M = H LOGIC FUNCTION	M = L: ARITHMETIC OPERATIONS	
		Cn = H (no carry)	Cn = L (with carry)
L L L L	$F = A$	$F = A$	$F = A \text{ PLUS } 1$
L L L H	$F = \bar{A} \oplus B$	$F = A \oplus B$	$F = (A \oplus B) \text{ PLUS } 1$
L L H L	$F = \bar{A}\bar{B}$	$F = A \oplus \bar{B}$	$F = (A \oplus \bar{B}) \text{ PLUS } 1$
L L H H	$F = 0$	$F = \text{MINUS } 12\text{'s COMPL}$	$F = 0$
L H L L	$F = \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L H L H	$F = \bar{B}$	$F = (A \oplus B) \text{ PLUS } \bar{A}\bar{B}$	$F = (A \oplus B) \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L H H L	$F = A \oplus \bar{B}$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L H H H	$F = \bar{A}\bar{B}$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
H L L L	$F = \bar{A} \oplus B$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$
H L L H	$F = \bar{A} \oplus \bar{B}$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H L H L	$F = B$	$F = (A \oplus \bar{B}) \text{ PLUS } AB$	$F = (A \oplus \bar{B}) \text{ PLUS } AB \text{ PLUS } 1$
H L H H	$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB$
H H L L	$F = 1$	$F = A \text{ PLUS } A'$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H H L H	$F = A \oplus \bar{B}$	$F = (A \oplus \bar{B}) \text{ PLUS } A$	$F = (A \oplus \bar{B}) \text{ PLUS } A \text{ PLUS } 1$
H H H L	$F = A \oplus B$	$F = (A \oplus B) \text{ PLUS } A$	$F = (A \oplus B) \text{ PLUS } A \text{ PLUS } 1$
H H H H	$F = A$	$F = A \text{ MINUS } 1$	$F = A$

## RECOMMENDED OPERATING CONDITIONS


PARAMETER		MAX or MIN	TTL	LS	S	AS	UNIT
ICC		MAX	150	37	220	200	mA
IOH	All outputs except $\bar{A} = \bar{B}$	MAX	-0.8	-0.4	-1	-2	mA
	$\bar{G}$		-	-	-	-3	mA
IOL	All outputs except $\bar{G}$	MAX	16	8	20	20	mA
	$\bar{G}$		16	8	20	48	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS
tPLH	$C_0$	$C_0 + 4$	MAX	18	27	10.5	9
				19	20	10.5	9
tPLH	$\bar{A}, \bar{B}$	$C_0 + 4$	MAX	43	38	18.5	12
				41	38	18.5	12
tPHL	$C_0$	$\bar{F}$	MAX	19	26	12	9
				18	20	12	9
tPLH	$\bar{A}_i, \bar{B}_i$	$\bar{F}_i$	MAX	42	32	16.5	9.5
				32	20	16.5	8

UNIT: ns

## LOOK-AHEAD CARRY GENERATORS



# FUNCTION TABLE

## $\bar{G}$ OUTPUTS

INPUTS						OUTPUT
$\bar{G}_3$	$\bar{G}_2$	$\bar{G}_1$	$\bar{P}_3$	$\bar{P}_1$	$\bar{P}_0$	$\bar{G}$
L	X	X	X	X	X	L
X	L	X	X	L	X	L
X	X	L	X	L	X	L
X	X	X	L	L	X	L
X	X	X	L	L	L	L
All other combinations						H

## $\bar{P}$ OUTPUTS

INPUTS					OUTPUT
$\bar{P}_3$	$\bar{P}_2$	$\bar{P}_1$	$\bar{P}_0$		$\bar{P}$
L	L	L	L		L
All other combinations					H

## $C_{n+x}$ OUTPUTS

INPUTS			OUTPUT
$\bar{G}_0$	$\bar{P}_0$	$C_n$	$C_{n+x}$
L	X	X	H
X	L	H	H
All other combinations			L

## $C_{n+y}$ OUTPUTS

INPUTS					OUTPUT
$\bar{G}_1$	$\bar{G}_0$	$\bar{P}_1$	$\bar{P}_0$	$C_n$	$C_{n+y}$
L	X	X	X	X	H
X	L	L	X	X	H
X	X	L	L	H	H
All other combinations					L

## $C_{n+z}$ OUTPUTS

INPUTS							OUTPUT
$\overline{G_2}$	$\overline{G_1}$	$\overline{G_0}$	$\overline{P_2}$	$\overline{P_1}$	$\overline{P_0}$	$C_n$	$C_{n+z}$
L	X	X	X	X	X	X	H
X	L	X	L	X	X	X	H
X	X	L	L	X	X	X	H
X	X	X	L	L	X	H	H
All other combinations							L

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	S	AS	UNIT
$I_{CC}$	MAX	72	109	36	mA
$I_{OH}$	MAX	-0.8	-1	-2	mA
$I_{OL}$	MAX	16	20	20	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	S	AS
$t_{PLH}$	$C_n$	$C_n + X, C_n + Y$ or $C_n + Z$	MAX	10	10	10
$t_{PHL}$				10.5	10.5	9.5
$t_{PLH}$	$P$ or $\bar{G}$	$C_n + X, C_n + Y$ or $C_n + Z$	MAX	7	7	10.5
$t_{PHL}$				7	7	6
$t_{PLH}$	$P$ or $\bar{G}$	$\bar{G}$	MAX	7.5	7.5	12
$t_{PHL}$				10.5	10.5	8
$t_{PLH}$	$\bar{P}$	$\bar{P}$	MAX	6.5	6.5	7.5
$t_{PHL}$				10	10	6

UNIT: ns






# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	UNIT
I <sub>CC</sub>	MAX	105	35	22	0.08	0.16	mA
I <sub>DH</sub>	MAX	-0.8	-0.4	-0.4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	8	4	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC
f <sub>max</sub>			MIN	20	20	25	17	25
t <sub>w</sub>	CLK (CP)		MIN	25	25	20	30	20
	LOAD (PL)		MIN	35	35	20	30	25
t <sub>su</sub>	Data , high or low		MIN	20	20	20	38	15
t <sub>h</sub>	Data hold time		MIN	0	5	5	5	2
t <sub>PLH</sub>	LOAD (PL)	Q	MAX	33	33	30	66	49
t <sub>PHL</sub>				50	50	30	66	49
t <sub>PLH</sub>	DATA	Q	MAX	22	32	21	60	44
t <sub>PHL</sub>				50	40	21	60	44
t <sub>PLH</sub>	CLK (CP)	RCO (RC)	MAX	20	20	20	30	31
t <sub>PHL</sub>				24	24	20	30	31
t <sub>PLH</sub>	CLK (CP)	Q	MAX	24	24	18	48	43
t <sub>PHL</sub>				36	36	18	48	43
t <sub>PLH</sub>	CLK (CP)	MAX/MIN (TC)	MAX	42	42	31	63	53
t <sub>PHL</sub>				52	52	31	63	53
t <sub>PLH</sub>	D/U (U/D)	RCO (RC)	MAX	45	45	37	57	38
t <sub>PHL</sub>				45	45	28	57	38
t <sub>PLH</sub>	D/U (U/D)	MAX/MIN (TC)	MAX	33	33	25	48	41
t <sub>PHL</sub>				33	33	25	48	41

UNIT f<sub>max</sub> : MHz other : ns




## SYNCHRONOUS UP/DOWN COUNTERS

- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presentable with Load Control

FUNCTION	MODE	INITIAL	STATE	STATE	STATE	STATE	STATE	STATE
000	000	000	000	000	000	000	000	000
001	001	001	001	001	001	001	001	001
010	010	010	010	010	010	010	010	010
011	011	011	011	011	011	011	011	011
100	100	100	100	100	100	100	100	100
101	101	101	101	101	101	101	101	101
110	110	110	110	110	110	110	110	110
111	111	111	111	111	111	111	111	111

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	105	35	22	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-0.4	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	8	4	4	4	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT
f <sub>MAX</sub>			MIN	20	20	30	17	25	25
t <sub>w</sub>	CLK		MIN	25	25	16.5	30	20	20
	LOAD		MIN	35	35	20	30	25	25
t <sub>SU</sub>	DATA		MIN	20	20	20	38	15	15
t <sub>H</sub>	DATA		MIN	0	5	5	5	2	2
t <sub>PLH</sub>	LOAD	QA, QB QC, QD	MAX	33	33	30	66	49	50
t <sub>PHL</sub>			MAX	50	50	30	66	49	50
t <sub>PLH</sub>	DATA A, B, C, D	QA, QB QC, QD	MAX	22	32	21	60	44	48
t <sub>PHL</sub>			MAX	50	40	21	60	44	48
t <sub>PLH</sub>	CLK	RIPPLE CLK	MAX	20	20	20	30	31	34
t <sub>PHL</sub>			MAX	24	24	20	30	31	34
t <sub>PLH</sub>	CLK	QA, QB QC, QD	MAX	24	24	18	48	43	44
t <sub>PHL</sub>			MAX	36	36	18	48	43	44
t <sub>PLH</sub>	CLK	MAX or MIN	MAX	42	42	31	63	53	53
t <sub>PHL</sub>			MAX	52	52	31	63	53	53
t <sub>PLH</sub>	D/ $\bar{U}$	RIPPLE CLK	MAX	45	45	37	57	38	38
t <sub>PHL</sub>			MAX	45	45	28	57	38	38
t <sub>PLH</sub>	D/ $\bar{U}$	MAX or MIN	MAX	33	33	25	48	41	48
t <sub>PHL</sub>			MAX	33	33	25	48	41	48

UNIT f<sub>MAX</sub> : MHz, other : ns



Logic Diagram



FUNCTION TABLE

CLOCK UP	CLOCK DOWN	RESET	PARALLEL LOAD	FUNCTION
↑	H	L	H	Count Up
H	↑	L	H	Count Down
X	X	H	X	Reset
X	X	L	L	Load Preset inputs

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, ↑ = Transition from Low to High Level

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
$I_{CC}$	MAX	0.16	mA
$I_{OH}$	MAX	-4	mA
$I_{OL}$	MAX	4	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
$t_w$	CPU, CPD			35
	PL		MIN	24
	MR			30
$t_{su}$	Pn to PL		MIN	24
	Pn to PL			0
$t_h$	CPD to CPU, CPD to CPU		MIN	24
$t_{PLH}$	CPU	TCU	MAX	38
$t_{PHL}$				38
$t_{PLH}$	CPD	TCD	MAX	38
$t_{PHL}$				38
$t_{PLH}$	CPD	Qn	MAX	65
$t_{PHL}$				65
$t_{PLH}$	CPD	Qn	MAX	65
$t_{PHL}$				65
$t_{PLH}$	PL	Qn	MAX	66
$t_{PHL}$				66
$t_{PHL}$	MR	Qn	MAX	60

UNIT:ns

## SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS

- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	102	34	22	54	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.4	-0.4	-0.4	-1	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	8	20	4	4	4	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT
f <sub>max</sub>	DATA		MIN	25	25	30	85	17	17	15
t <sub>w</sub>			MIN	20	20	20	4	30	30	35
t <sub>su</sub>			MIN	20	20	20	3.5	28	24	22
t <sub>h</sub>			MIN	0	5	5	2.5	5	0	0
t <sub>PLH</sub>	UP	$\overline{C0}$	MAX	26	26	16	9	41	38	41
t <sub>PHL</sub>				24	24	18	9	41	38	41
t <sub>PLH</sub>	DOWN	$\overline{B0}$	MAX	24	24	16	9	41	38	41
t <sub>PHL</sub>				24	24	18	9	41	38	41
t <sub>PLH</sub>	UP or DOWN	ANY Q	MAX	38	38	19	9	63	65	60
t <sub>PHL</sub>				47	47	17	13	63	65	60
t <sub>PLH</sub>	LOAD	ANY Q	MAX	40	40	30	11	65	66	69
t <sub>PHL</sub>				40	40	28	13	65	66	69
t <sub>PHL</sub>	CLR	ANY Q	MAX	35	35	17	12	60	60	65

UNIT f<sub>max</sub> : MHz, other : ns







† I/O ports not shown:  $Q_B$  (14) and  $Q_C$  (13)

FUNCTION TABLE												
CLEAR	INPUTS								OUTPUTS			
	MODE S1 S0	CLOCK	SERIAL LEFT RIGHT		PARALLEL A B C D				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	X X X	X	X	X	X	X	X	X	L	L	L	L
H	X X X	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	H H H	↑	X	X	a	b	c	d	a	b	c	d
H	L H H	↑	X	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H L H	↑	X	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H L L	↑	H	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H L L	↑	L	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L L L	X	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	63	23	135	53	0.1	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-1	-2	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	20	20	4	4	4	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT
f <sub>max</sub>			MIN	25	25	70	80	25	20	18
t <sub>w</sub>	CLR		MIN	20	20	12	4.5	20	24	24
	CLK "H"		MIN	20	20	7	4	20	24	24
	CLK "H"		MIN	20	20	7	7	20	24	24
t <sub>su</sub>	Mode Control		MIN	30	30	11	9.5	25	24	30
	DATA		MIN	20	20	5	4	25	21	21
	CLR INACTIVE		MIN	25	25	9	6	-	-	-
t <sub>h</sub>			MIN	0	0	3	0.5	0	0	0
t <sub>PHL</sub>	CLEAR	ANY	MAX	30	30	18.5	12	38	42	60
t <sub>PLH</sub>			MAX	22	22	12	7	36	53	56
t <sub>PHL</sub>	CLOCK	ANY	MAX	28	26	16.5	7	36	53	56

UNIT f<sub>max</sub> : MHz, other : ns

## 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions

Logic Diagram



FUNCTION TABLE												
INPUTS							OUTPUTS					
CLEAR	SHIFT/ LOAD	CLOCK	SERIAL		PARALLEL				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
			J	K	A	B	C	D				
L	X	X	X	X	X	X	X	X	L	L	L	H
H	L	X	X	X	a	b	c	d	a	b	c	d
H	H	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	H	↑	L	H	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>
H	H	↑	L	X	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	↑	H	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	↑	H	L	X	X	X	X	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	UNIT
I <sub>CC</sub>	MAX	63	21	109	57	0.1	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-1	-2	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	20	20	4	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	
fmax				MIN	30	30	70	70	25	20	
tw	CLOCK			MIN	16	16	7	4	20	24	
	CLEAR				12	12	12	7.2	20	24	
tsu	Shift / Load			MIN	25	25	11	8	25	30	
	Serial & Parallel Data				20	15	5	3.5	25	30	
	Clear Inactive Data				25	25	9	6	25	30	
TRELEASE				MAX	10	20	6	-	-	-	
th				MIN	0	0	3	1	0	-	
tPHL		CLEAR	QA, QD	MAX	30	30	18.5	11.5	38	45	
tPLH	CLOCK			MAX	22	22	12	8.5	36	53	
tPHL					26	26	16.5	10.5	36	53	

UNIT f<sub>max</sub> : MHz, other : ns

Cext



FUNCTION TABLE

INPUTS			OUTPUTS	
CLEAR	A	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L†	H†
X	X	L	L†	H†
H	L	†	□	□
H	↓	H	□	□
†	L	H	□	□

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	80	27	0.16	0.16	-0.28	0.65	mA
$I_{OH}$	MAX	-0.8	-0.4	-4	-4	-6	-12	mA
$I_{OL}$	MAX	16	8	4	4	6	12	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	LV 3V	LV 5V
$t_{PLH}$	A (HC, LV: $\bar{A}$ )	Q	MAX	70	70	63	63	27.5	16
	B			55	55	63	63	27.5	16
$t_{PHL}$	A (HC, LV: $\bar{A}$ )	$\bar{Q}$	MAX	80	80	51	51	27.5	16
	B			65	65	51	51	27.5	16
$t_{PLH}$	Clear	Q	MAX	27	55	48	57	22	13
		$\bar{Q}$		40	65	54	56	22	13

UNIT: ns

## 3-TO-8 LINE DECODER DEMULTIPLEXER WITH ADDRESS LATCHES

FUNCTION TABLE				
INPUTS	OUTPUTS	OUTPUTS	OUTPUTS	OUTPUTS
A	B	C	Y0	Y1
0	0	0	1	0
0	0	1	0	1
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0

Logic Diagram



# FUNCTION TABLE

INPUTS						OUTPUTS							
LE	OE0	OE1	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	L	L	L	L	L	L	L	L
X	L	X	X	X	X	L	L	L	L	L	L	L	L
L	H	L	L	L	L	H	L	L	L	L	L	L	L
L	H	L	L	L	H	L	H	L	L	L	L	L	L
L	H	L	L	H	L	L	L	H	L	L	L	L	L
L	H	L	L	H	H	L	L	L	H	L	L	L	L
L	H	L	H	L	L	L	L	L	L	H	L	L	L
L	H	L	H	L	H	L	L	L	L	L	H	L	L
L	H	L	H	H	L	L	L	L	L	L	L	H	L
L	H	L	H	H	H	L	L	L	L	L	L	L	H
H	H	L	X	X	X	Depends upon the address previously applied while LE was at a logic low							

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
ICC	MAX	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	4	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
t <sub>W</sub>	LE Pulse Width		MIN	20	15	15
t <sub>su</sub>	An to LE		MIN	19	15	15
t <sub>h</sub>	An to LE		MIN	5	9	5
t <sub>PLH</sub>	An	Y	MAX	48	48	57
t <sub>PHL</sub>				48	48	57
t <sub>PLH</sub>	OE	Y	MAX	44	44	60
t <sub>PHL</sub>				44	44	60

UNIT:ns



Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUTS							
ENABLE			ADDRESS										
E3	E2	E1	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	L	H	H	H	H	H	H	H	H
H	L	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	L	H	L	L	L	L	L	H	L	L	L
H	L	L	L	H	H	L	L	L	L	H	L	L	L
H	L	L	H	L	L	L	L	L	L	H	L	L	L
H	L	L	H	L	H	L	L	L	L	L	H	L	L
H	L	L	H	H	L	L	L	L	L	L	L	H	L
H	L	L	H	H	H	L	L	L	L	L	L	L	H

Note: H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	-24	-24	mA
I <sub>OL</sub>	MAX	4	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
t <sub>PLH</sub>	Address	Y	MAX	45	53	15	15
t <sub>PHL</sub>				45	53	15	15
t <sub>PLH</sub>	$\overline{E1}, \overline{E2}$	Y	MAX	-	-	11.9	11.9
t <sub>PHL</sub>				-	-	11.9	11.9
t <sub>PLH</sub>	E3	Y	MAX	-	-	16.6	16.6
t <sub>PHL</sub>				-	-	16.6	16.6

UNIT:ns

## OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	ALS A-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVT 3V	UNIT
ICCH	MAX	27	135	11	11	17	29	0.08	0.16	0.08	0.16	31	0.25	0.19	mA
ICCL	MAX	44	150	23	23	75	75	0.08	0.16	0.08	0.16	71	30	5	mA
ICCZ	MAX	50	150	25	25	38	63	0.08	0.16	0.08	0.16	9	0.25	0.19	mA
IOH	MAX	-15	-15	-15	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	mA
IOL	MAX	24	64	24	48	64	64	6	6	6	64	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCZ 3V	UNIT
ICCH	MAX	0.19	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.1	mA
ICCL	MAX	5	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.1	mA
ICCZ	MAX	0.19	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.1	mA
IOH	MAX	-32	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	mA
IOL	MAX	64	24	24	24	24	24	24	8	8	8	16	24	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	ALS A-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVT 3V
TP <sub>LH</sub>	A	Y	MAX	14	7	9	9	6.5	8	25	30	32	33	5.6	4.8	3.8
TP <sub>PHL</sub>				18	7	9	9	6.5	5.7	25	30	32	33	4	4.8	4
TP <sub>ZH</sub>	$\overline{G}$	Y	MAX	23	10	13	13	6.4	6.1	38	-	44	-	8.8	5.2	4.6
TP <sub>ZL</sub>				30	15	18	18	9	10	38	-	44	-	10.5	6.2	4.4
TP <sub>HZ</sub>	$\overline{G}$	Y	MAX	25	9	10	10	5	6.3	38	-	44	-	8.1	6.4	4.4
TP <sub>LZ</sub>				20	15	12	12	9.5	9.5	38	-	44	-	9.5	5.8	4.3

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCZ 3V
TP <sub>LH</sub>	A	Y	MAX	3.8	8.4	7	7.2	10.6	9.5	8.6	8.5	9.5	12.5	8.5	6.5	6.5
TP <sub>PHL</sub>				4	7.2	6.5	7.2	8.7	8.5	8.6	8.5	9.5	12.5	8.5	6.5	6.5
TP <sub>ZH</sub>	$\overline{G}$	Y	MAX	4.6	9.2	8	12	12.5	9.5	13.4	10.5	13	16	10.5	8	8
TP <sub>ZL</sub>				4.4	8.7	8.5	12	12.3	10.5	13.4	10.5	13	16	10.5	8	8
TP <sub>HZ</sub>	$\overline{G}$	Y	MAX	4.4	6.6	9.5	12	10	10.5	13.4	10.5	13	17	15.5	7	7
TP <sub>LZ</sub>				4.3	7.7	9.5	12	10.8	10.5	13.4	10.5	13	17	15.5	7	7

UNIT: ns

### Logic Diagram




Figure 10.10: A logic diagram of a 4-bit ripple-carry adder. The diagram shows four full-adder blocks (1A3, 1A4, 2A3, 2A4) connected in a chain. The carry-in for the first stage is 0. The carry-out of each stage is the carry-in for the next stage. The final carry-out is the carry-out of the last stage. The diagram is labeled with inputs A, B, and C, and outputs Y3, Y4, and Y5.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC	UNIT
ICCH	MAX	27	160	18	35	60	0.08	0.16	0.16	43	0.25	0.19	0.04	mA
ICCL	MAX	46	180	26	90	90	0.08	0.16	0.16	85	0.30	0.19	0.04	mA
ICCZ	MAX	54	180	30	56	90	0.08	0.16	0.16	10	0.25	0.19	0.04	mA
IQH	MAX	-15	-15	-15	-15	-15	-6	-6	-6	-15	-32	-32	-24	mA
IOL	MAX	24	64	24	64	64	6	6	6	64	64	64	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	UNIT
ICCH	MAX	0.04	0.16	mA
ICCL	MAX	0.04	0.16	mA
ICCZ	MAX	0.04	0.16	mA
IQH	MAX	-24	-24	mA
IOL	MAX	24	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC
TPLH	A	Y	MAX	18	9	11	6.2	6.2	29	33	38	4.9	4.6	3.5	7.5
TPHL				18	9	10	6.2	6.5	29	33	38	5.9	4.6	3.4	7.5
TPZH	1G	Y	MAX	23	12	21	9	6.7	38	-	-	6.7	6.8	4.5	9.5
TPZL				30	15	21	7.5	8	38	-	-	9.4	6.8	4.4	9.5
TPHZ	1G	Y	MAX	25	9	10	6	7	38	-	-	8.1	7.1	4.5	10.5
TPLZ				20	15	15	9	7	38	-	-	9.9	5.9	4.7	10.5
TPZH	2G	Y	MAX	23	12	21	10.5	6.7	38	-	-	6.7	6.8	4.5	9.5
TPZL				30	15	21	8.5	8	38	-	-	9.4	6.8	4.4	9.5
TPHZ	2G	Y	MAX	25	9	10	7	7	38	-	-	8.1	7.1	4.5	10.5
TPLZ				20	15	15	12	7	38	-	-	9.9	5.9	4.7	10.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT
TPLH	A	Y	MAX	9.5	9.6
TPHL				8.5	9.6
TPZH	1G	Y	MAX	9.5	13.4
TPZL				10.5	13.4
TPHZ	1G	Y	MAX	10.5	13.4
TPLZ				10.5	13.4
TPZH	2G	Y	MAX	9.5	13.4
TPZL				10.5	13.4
TPHZ	2G	Y	MAX	10.5	13.4
TPLZ				10.5	13.4

UNIT: ns



FUNCTION TABLE

INPUTS		OPERATION
GAB	GBA	
L	L	A to B
H	H	B to A
H	L	Isolation
L	H	Latch A and B (A = B)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub> H	MAX	38	25	44	0.08	0.16	0.16	mA
I <sub>CC</sub> L	MAX	50	30	74	0.08	0.16	0.16	mA
I <sub>CC</sub> Z	MAX	54	32	56	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-15	-15	-	-	-6	-6	mA
I <sub>OL</sub>	MAX	24	24	64	6	6	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	A or B	A or B	MAX	18	11	7.5	25	27	33
t <sub>PHL</sub>	A or B	A or B	MAX	18	11	6.5	25	27	33
t <sub>PZH</sub>	GAB	B	MAX	23	20	9	38	45	51
t <sub>PZL</sub>				30	20	7.5	38	45	51
t <sub>PHZ</sub>	GAB	B	MAX	25	14	6.5	38	45	53
t <sub>PLZ</sub>				20	22	9	38	45	53
t <sub>PZH</sub>	GAB	A	MAX	23	20	10.5	38	45	51
t <sub>PZL</sub>				30	20	8.5	38	45	51
t <sub>PHZ</sub>	GAB	A	MAX	25	14	7	38	45	53
t <sub>PLZ</sub>				20	22	11	38	45	53

UNIT: ns




## 244

Product Available in reduced-noise Advanced CMOS (11000 Series)

● 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVT 3V	LVTH 3V	LVTT	LVTZ 3V	UNIT
ICC <sub>H</sub>	MAX	27	160	17	17	34	60	0.08	0.16	0.08	0.16	40	40	0.25	0.19	0.19	0.19	0.225	mA
ICC <sub>L</sub>	MAX	46	180	24	24	90	90	0.08	0.16	0.08	0.16	80	80	30	5	5	12	15	mA
ICC <sub>Z</sub>	MAX	54	180	27	27	54	90	0.08	0.16	0.08	0.16	10	10	0.25	0.19	0.19	0.19	0.225	mA
I <sub>OH</sub>	MAX	-15	-15	-15	-15	-15	-15	-6	-6	-6	-6	-15	-15	-32	-32	-32	-32	-32	mA
I <sub>OL</sub>	MAX	24	64	24	48	64	64	6	6	6	6	64	64	64	64	64	64	64	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V	UNIT
ICC <sub>H</sub>	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
ICC <sub>L</sub>	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
ICC <sub>Z</sub>	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I <sub>OH</sub>	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT
t <sub>PLH</sub>	A	Y	MAX	18	9	10	10	6.2	6.2	29	33	35	38	5	5.3	4.6
t <sub>PHL</sub>	A	Y	MAX	18	9	10	10	6.2	6.5	29	33	35	38	5.5	6	4.6
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	23	12	20	20	9	6.7	38	-	44	-	8.7	9	5.1
t <sub>PZL</sub>	$\bar{G}$	Y	MAX	30	15	20	20	7.5	8	38	-	44	-	8.9	9.4	6.1
t <sub>PHZ</sub>	$\bar{G}$	Y	MAX	25	9	10	10	6	7	38	-	44	-	7.7	8	6.6
t <sub>PLZ</sub>	$\bar{G}$	Y	MAX	20	15	13	13	9	7	38	-	44	-	8.9	9.8	5.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V	LVTT	LVTZ 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V
t <sub>PLH</sub>	A	Y	MAX	3.5	3.5	4.1	4.1	7.3	7.5	8.2	9.9	10	9.6	8.5	9.5	13.5
t <sub>PHL</sub>	A	Y	MAX	3.3	3.3	4.1	4.1	6.9	7.5	8.2	9.2	10	9.6	8.5	9.5	13.5
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	4.5	4.5	5.2	5.2	8.5	8	12	12.5	9.5	13.4	10.5	13	16
t <sub>PZL</sub>	$\bar{G}$	Y	MAX	4.4	4.4	5.2	5.2	8.5	8.5	12	11.4	10.5	13.4	10.5	13	16
t <sub>PHZ</sub>	$\bar{G}$	Y	MAX	4.4	4.4	5.6	5.6	7.3	9.5	12	10.4	10.5	13.4	10.5	13	18
t <sub>PLZ</sub>	$\bar{G}$	Y	MAX	4.4	4.4	5.1	5.1	8.2	9.5	12	11.2	10.5	13.4	10.5	13	18


PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 5V	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V
t <sub>PLH</sub>	A	Y	MAX	8.5	5.9	5.9	5.9	2.8	2.8
t <sub>PHL</sub>	A	Y	MAX	8.5	5.9	5.9	5.9	2.8	2.8
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	10.5	7.6	7.6	7.6	4.5	4.5
t <sub>PZL</sub>	$\bar{G}$	Y	MAX	10.5	7.6	7.6	7.6	4.5	4.5
t <sub>PHZ</sub>	$\bar{G}$	Y	MAX	15.5	6.5	5.8	6.5	4.2	4.2
t <sub>PLZ</sub>	$\bar{G}$	Y	MAX	15.5	6.5	5.8	6.5	4.2	4.2

UNIT: ns

## OCTAL BUS TRANSCEIVERS

- 3-State Outputs Drive Bus Lines Directly
- PNP Inputs Reduce DC Loading on Bus Lines
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	ABTH	LVT 3V	LVTH 3V	LVTR 3V	UNIT
I <sub>CC</sub> H	MAX	70	45	45	97	90	0.08	0.16	0.08	0.16	57	57	0.25	0.25	0.19	0.19	0.19	mA
I <sub>CC</sub> L	MAX	90	55	55	143	120	0.08	0.16	0.08	0.16	90	90	30	30	5	5	12	mA
I <sub>CC</sub> Z	MAX	95	58	58	123	110	0.08	0.16	0.08	0.16	15	15	0.25	0.25	0.19	0.19	0.19	mA
I <sub>OH</sub> (A port)	MAX	-15	-15	-15	-15	-3	-6	-4	-6	-4	-3	-3	-32	-32	-32	-32	-12	mA
I <sub>OH</sub> (B port)	MAX	-15	-15	-15	-15	-15	6	-4	-6	-4	-15	-15	-32	-32	-32	-32	-32	mA
I <sub>OL</sub> (A port)	MAX	24	24	48	64	24	-6	4	6	4	24	24	64	64	64	64	32	mA
I <sub>OL</sub> (B port)	MAX	24	24	48	64	64	6	4	6	4	64	64	64	64	64	64	32	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub> H	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I <sub>CC</sub> L	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I <sub>CC</sub> Z	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I <sub>OH</sub> (A port)	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	-24	-24	-24	mA
I <sub>OH</sub> (B port)	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	-24	-24	-24	mA
I <sub>OL</sub> (A port)	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	24	mA
I <sub>OL</sub> (B port)	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	ABTH
TP <sub>LH</sub>	A, B	B, A	MAX	12	10	10	7.5	7	26	33	28	39	7	7	3.6	3.6
TP <sub>HL</sub>				12	10	10	7	7	26	33	28	39	7	7	3.9	3.9
TP <sub>ZH</sub>	$\bar{G}$	A, B	MAX	40	20	20	9	8	58	45	58	48	10.9	10.9	5.6	5.6
TP <sub>ZL</sub>				40	20	20	8.5	9	58	45	58	48	11.6	11.6	6.2	6.2
TP <sub>HZ</sub>	$\bar{G}$	A, B	MAX	28	10	10	5.5	7.5	50	45	50	45	9.3	9.3	5.9	5.9
TP <sub>LZ</sub>				25	15	15	9.5	7.5	50	45	50	45	9.1	9.1	4.5	4.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
TP <sub>LH</sub>	A, B	B, A	MAX	3.5	3.5	9.5	7	8.5	10	8	10	8.5	9.5	13.5	8.5	6.3
TP <sub>HL</sub>				3.5	3.5	6.9	7	8.5	9.1	9	10	8.5	9.5	13.5	8.5	6.3
TP <sub>ZH</sub>	$\bar{G}$	A, B	MAX	5.5	5.5	11.4	9	14	13.2	11	14	12	16	19	12	8.5
TP <sub>ZL</sub>				5.5	5.5	9.5	9.5	14	12.9	12	14	12	16	19	12	8.5
TP <sub>HZ</sub>	$\bar{G}$	A, B	MAX	5.9	5.9	9.5	10	14	12.9	11	14.4	11	16.5	22	16	7.5
TP <sub>LZ</sub>				5	5	10.4	10	14	13.9	11	14.4	11	16.5	22	16	7.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V
TP <sub>LH</sub>	A, B	B, A	MAX	6.3	6.3	3.4	3.4
TP <sub>HL</sub>				6.3	6.3	3.4	3.4
TP <sub>ZH</sub>	$\bar{G}$	A, B	MAX	8.5	8.5	5.5	5.5
TP <sub>ZL</sub>				8.5	8.5	5.5	5.5
TP <sub>HZ</sub>	$\bar{G}$	A, B	MAX	7.5	7.5	5.5	5.5
TP <sub>LZ</sub>				7.5	7.5	5.5	5.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTR 3V
TP <sub>LH</sub>	A	B	MAX	4.2
	B	A		4.4
TP <sub>HL</sub>	A	B	MAX	4.6
	B	A		4.1
TP <sub>ZH</sub>	$\bar{G}$	B	MAX	5.5
	$\bar{G}$	A		6
TP <sub>ZL</sub>	$\bar{G}$	B	MAX	6.6
	$\bar{G}$	A		6.4
TP <sub>HZ</sub>	$\bar{G}$	B	MAX	6.1
	$\bar{G}$	A		5.8
TP <sub>LZ</sub>	$\bar{G}$	B	MAX	5.2
	$\bar{G}$	A		5.2

UNIT: ns



FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS					BI/RBO	OUTPUTS						
	LT	RBI	D	C	B		a	b	c	d	e	f	g
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	OFF
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	OFF	ON
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	ON
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	ON	ON
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	ON	ON
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	ON	OFF
8	H	X	H	L	L	L	L	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	ON	ON
10	H	X	H	L	H	L	H	OFF	OFF	ON	ON	OFF	ON
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	ON
12	H	X	H	H	L	L	L	OFF	ON	OFF	OFF	ON	ON
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON
14	H	X	H	H	H	L	L	OFF	OFF	OFF	ON	ON	ON
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>		MAX	103	13	-mA
V <sub>O</sub> (off)	a thru g	MAX	15	15	V
		MAX	40	24	mA
I <sub>OH</sub>	BI/RBO	MAX	-0.2	-0.05	mA
I <sub>OL</sub>		MAX	8	3.2	mA

SWITCHING CHARACTERISTICS


PARAMETER		MAX or MIN	TTL	LS
toff	INPUT A	MIN	100	100
			100	100
toff	INPUT RBI	MIN	100	100
			100	100

UNIT: ns

## 1-OF-16 DATA SELECTOR/MULTIPLEXER

- 4-Line to 1-Line Multiplexers That Can Select 1-of-16 Data Inputs
- Applications:
  - Boolean Function Generator
  - Parallel-to-Serial Converter
  - Data Source Selector
- Buffered 3-State Bus Driver Inputs Permit Multiplexing From n Lines to One Line
- 3-State Outputs

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT	
$\bar{G}$	A	B	C	D	EI	W
L	L	L	L	L	E0	E0
L	L	L	L	L	E1	E1
L	L	L	L	L	E2	E2
L	L	L	L	L	E3	E3
L	L	L	L	L	E4	E4
L	L	L	L	L	E5	E5
L	L	L	L	L	E6	E6
L	L	L	L	L	E7	E7
L	L	L	L	L	E8	E8
L	L	L	L	L	E9	E9
L	L	L	L	L	E10	E10
L	L	L	L	L	E11	E11
L	L	L	L	L	E12	E12
L	L	L	L	L	E13	E13
L	L	L	L	L	E14	E14
L	L	L	L	L	E15	E15
L	L	L	L	L	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	AS	UNIT
$I_{CC}$	MAX	50	mA
$I_{OH}$	MAX	-15	mA
$I_{OL}$	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
$t_{PLH}$	DATA	$\bar{W}$	MAX	8
$t_{PHL}$				7
$t_{PLH}$	SELECT	$\bar{W}$	MAX	13
$t_{PHL}$				10.5
$t_{PZH}$	$\bar{G}$	$\bar{W}$	MAX	7
$t_{PZL}$				9
$t_{PHZ}$	$\bar{G}$	$\bar{W}$	MAX	6
$t_{PLZ}$				6.5

UNIT: ns

Logic Diagram



DATA SELECTORS/MULTIPLEXERS


- 3-State Version of 151
- 3-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data



**2F** Perform Parallel-to-Serial Conversion

- Complementary Outputs Provide True and Inverted Data

Logic Diagram



L	H	H	L	D3	D3
H	L	L	L	D4	D4
H	L	H	L	D5	D5
H	H	L	L	D6	D6
H	H	H	L	D7	D7

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 AC	CD74 AC	UNIT
I <sub>CC</sub>	MAX	62	12	85	14	24	0.08	0.16	0.16	0.16	0.16	mA
I <sub>OH</sub>	MAX	-5.2	-2.6	-6.5	-2.6	-3	-6	-4	-4	-24	-24	mA
I <sub>OL</sub>	MAX	16	8	20	24	24	6	4	4	24	24	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 AC	CD74 AC
t <sub>PLH</sub>	A, B, C	Y	MAX	45	45	18	18	9.5	51	74	63	18.2	18.2
t <sub>PHL</sub>	A, B, C	Y	MAX	45	45	19.5	24	7.5	51	74	63	18.2	18.2
t <sub>PLH</sub>	A, B, C	W (CD74: $\bar{Y}$ )	MAX	33	33	15	24	12.5	51	74	63	19.6	19.6
t <sub>PHL</sub>	A, B, C	W (CD74: $\bar{Y}$ )	MAX	33	33	13.5	23	9	51	74	63	19.6	19.6
t <sub>PLH</sub>	ANY D	Y	MAX	28	28	12	10	7	49	53	53	13.5	13.5
t <sub>PHL</sub>	ANY D	Y	MAX	28	28	12	15	5	49	53	53	13.5	13.5
t <sub>PLH</sub>	ANY D	W (CD74: $\bar{Y}$ )	MAX	15	15	7	15	8	49	53	53	14.9	14.9
t <sub>PHL</sub>	ANY D	W (CD74: $\bar{Y}$ )	MAX	15	15	7	15	8	49	53	53	14.9	14.9
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	27	45	19.5	15	7	36	42	45	13.5	13.5
t <sub>PZL</sub>	$\bar{G}$	Y	MAX	40	40	21	15	6.5	36	42	45	13.5	13.5
t <sub>PZH</sub>	$\bar{G}$	W (CD74: $\bar{Y}$ )	MAX	27	27	19.5	15	6	36	42	45	13.5	13.5
t <sub>PZL</sub>	$\bar{G}$	W (CD74: $\bar{Y}$ )	MAX	40	40	21	15	4.5	36	42	45	13.5	13.5
t <sub>PHZ</sub>	$\bar{G}$	Y	MAX	8	45	8.5	10	8.5	49	42	45	13.5	13.5
t <sub>PLZ</sub>	$\bar{G}$	Y	MAX	23	25	14	10	8	49	42	45	13.5	13.5
t <sub>PHZ</sub>	$\bar{G}$	W (CD74: $\bar{Y}$ )	MAX	8	55	8.5	10	5.5	49	42	45	13.5	13.5
t <sub>PLZ</sub>	$\bar{G}$	W (CD74: $\bar{Y}$ )	MAX	23	25	14	10	4.5	49	42	45	13.5	13.5

UNIT: ns

## DUAL DATA SELECTORS/MULTIPLEXERS

- 3-State Version of '153
- Perform Parallel-to-Serial Conversion

Logic Diagram



FUNCTION TABLE

SELECT	DATA	OUTPUT
0	0	0
0	1	1
0	2	2
0	3	3
1	0	4
1	1	5
1	2	6
1	3	7

FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT CONTROL	OUTPUT
B	A	C0	C1	C2	C3	$\bar{G}$	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	L	X	L	X	X	L	L
L	H	X	H	X	X	L	L
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
$I_{CC}$	MAX	14	14	33	23	0.08	0.16	0.16	0.16	0.16	mA
$I_{OH}$	MAX	-2.6	-2.6	-15	-3	-6	-6	-4	-24	-24	mA
$I_{OL}$	MAX	8	24	48	24	6	6	4	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
$t_{PLH}$	DATA	Y	MAX	25	10	7.5	8	35	53	57	13.3	18
$t_{PHL}$				20	14	8	7	35	53	57	13.3	18
$t_{PLH}$	SELECT	Y	MAX	45	21	13.5	13	38	53	60	20	22
$t_{PHL}$				32	21	11.5	10	38	53	60	20	22
$t_{PZH}$	$\bar{G}$	Y	MAX	28	14	12.5	9	25	33	45	11.5	12.6
$t_{PZL}$	$\bar{G}$			23	16	11.5	9	25	33	45	11.5	12.6
$t_{PHZ}$	$\bar{G}$	Y	MAX	41	10	6	6	38	45	45	11.5	12.6
$t_{PLZ}$				27	14	7	7	38	45	45	11.5	12.6

UNIT: ns



FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT Y
	SELECT	A B	
H	X	X X	Z
L	L	L X	L
L	H	X X	L
L	H	X L	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	19	87	14	31.9	23	0.08	0.16	0.08	0.16	0.08	0.16	0.08	0.16	0.01	mA
I <sub>OH</sub>	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-24	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	20	24	48	24	6	6	6	6	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V
t <sub>PLH</sub>	DATA	ANY	MAX	13	7.5	10	5.5	7	25	45	38	50	6.4	9.3	6.9	10.7	4.6
				15	6.5	12	6	6.5	25	45	38	50	7.2	9.3	8.7	10.7	4.6
t <sub>PHL</sub>	SELECT	ANY	MAX	21	15	18	11	15	25	53	38	57	7.2	13.4	8.2	15.4	6.4
				24	15	22	10	9.5	25	53	38	57	7.9	13.4	9.4	15.4	6.4
t <sub>PZH</sub>	G	Y	MAX	30	19.5	16	7.5	8.5	38	45	38	45	6.5	14.7	7.3	16.1	5.6
				30	21	18	9.5	8.5	38	45	38	45	8.6	14.7	9.6	16.1	5.6
t <sub>PZL</sub>	G	Y	MAX	30	8.5	10	6.5	7	38	45	38	45	7.6	14.7	8.4	16.1	4.3
				25	14	15	7	7	38	45	38	45	7.6	14.7	8.5	16.1	4.3

UNIT: ns




QUAD DATA SELECTORS/MULTIPLEXERS

- 3-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance Systems

FUNCTION TABLE				
OUTPUT	SELECT		INPUT	OUTPUT
Y	B	A	X	Y
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0

Logic Diagram



FUNCTION TABLE

OUTPUT CONTROL	INPUTS			OUTPUT
	SELECT	A	B	
H	X	X	X	Z
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 ACT	UNIT
I <sub>CC</sub>	MAX	16	87	13	25.2	23	0.08	0.16	0.16	0.16	mA
I <sub>OH</sub>	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-24	mA
I <sub>OL</sub>	MAX	8	20	24	48	24	6	6	6	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 ACT
t <sub>PLH</sub>	DATA	Y	MAX	12	6	8	5	6	25	24	34	10.7
				17	8	7	4	5.5	25	24	34	10.7
t <sub>PHL</sub>	SELECT	Y	MAX	21	12	25	9.5	9.5	29	35	43	15.4
				24	12	20	10	11	29	35	43	15.4
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	30	19.5	18	8	8.5	38	35	35	16.1
				30	21	18	10	8.5	38	35	35	16.1
t <sub>PLZ</sub>	$\bar{G}$	Y	MAX	30	8.5	10	6	7	38	38	38	16.1
				25	14	18	6.5	7	38	38	38	16.1

UNIT: ns




## 8-BIT ADDRESSABLE LATCHES

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable/Disable Input Simplifies Expansion
- Expandable for n-Bit Applications
- Four Distinct Functional Modes

FUNCTION TABLE					
TYPED	DATA		TYPED		TYPED
	A	B	A	B	
0	0	0	0	0	0
1	0	1	0	1	0
2	1	0	1	0	0
3	1	1	1	1	0

Logic Diagram



# LATCH SELECTION

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

# FUNCTION TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	G			
H	L	D	Q10	Addressable latch
H	H	Q10	Q10	Memory
L	L	D	L	8-line demultiplexer
L	H	L	L	Clear

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	90	36	22	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	16	8	8	4	4	4	mA
I <sub>OL</sub>	MAX	-0.8	-0.4	-0.4	-4	-4	-4	mA

# SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT		
tw	G			MIN	15	17	15	20	21	27		
	CLR				15	10	10	20	21	27		
tsu	DATA			MIN	15	20	15	19	24	26		
	ADDRESS				5	17	15	19	24	26		
th	DATA			MIN	0	0	0	5	0	0		
	ADDRESS				20	0	0	5	0	0		
tPLH				CLEAR	Any Q	MAX	25	18	12	38	47	59
tPHL				DATA	Any Q	MAX	24	30	19	33	56	59
tPLH							20	20	12	33	56	59
tPHL				ADDRESS	Any Q	MAX	28	27	22	50	56	61
tPLH		28	20				12	50	56	61		
tPHL		ENABLE	Any Q	MAX	20	24	20	43	51	57		
tPLH					20	24	13	43	51	57		

UNIT: ns

## DUAL 5-INPUT POSITIVE-NOR GATES

$$Y = \overline{A + B + C + D + E}$$

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	S	F	UNIT
I <sub>CC</sub>	MAX	45	9.5	mA
I <sub>OH</sub>	MAX	-1	-1	mA
I <sub>OL</sub>	MAX	20	20	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	F
t <sub>PLH</sub>	A, B, C, D, E	Y	MAX	5.5	6.5
t <sub>PHL</sub>	A, B, C, D, E	Y	MAX	6	4.5

UNIT: ns

## Logic Diagram



SWITCHING CHARACTERISTICS									
PARAMETER		MAX or MIN		S		F		UNIT	
t <sub>PLH</sub>	A, B, C, D, E	Y	MAX	5.5	6.5				
t <sub>PHL</sub>	A, B, C, D, E	Y	MAX	6	4.5				

## QUAD COMPLEMENTARY-OUTPUT ELEMENTS

- $Y = \bar{A}$ ,  $W = A$
- $Y = AB$ ,  $W = AB$

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
$I_{CC}$	MAX	34	mA
$I_{OH}$	MAX	-0.8	mA
$I_{OL}$	MAX	16	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{PLH}$ (W)	A or B	W	MAX	18
$t_{PHL}$ (Y)	A or B	Y	MAX	18
$t_{PLH}$ (W)	A or B	W	MAX	18
$t_{PHL}$ (Y)	A or B	Y	MAX	18
$t_{PLH}$ (W)	A or B	W with respect Y	MAX	$\pm 3$
$t_{PHL}$ (Y)	A or B	Y with respect Y	MAX	$\pm 3$
$t_{PLH}$ (W)	A or B	W with respect Y	MAX	$\pm 3$
$t_{PHL}$ (Y)	A or B	Y with respect Y	MAX	$\pm 3$

UNIT: ns

## Logic Diagram

ELEMENTS 1 and 4



ELEMENTS 2 and 3



INPUT	OUTPUT
Y	W
W	Y

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
$I_{CC}$	MAX	34	mA
$I_{OH}$	MAX	-0.8	mA
$I_{OL}$	MAX	16	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{PLH}$ (W)	A or B	W	MAX	18
$t_{PHL}$ (Y)	A or B	Y	MAX	18
$t_{PLH}$ (W)	A or B	W	MAX	18
$t_{PHL}$ (Y)	A or B	Y	MAX	18
$t_{PLH}$ (W)	A or B	W with respect Y	MAX	$\pm 3$
$t_{PHL}$ (Y)	A or B	Y with respect Y	MAX	$\pm 3$
$t_{PLH}$ (W)	A or B	W with respect Y	MAX	$\pm 3$
$t_{PHL}$ (Y)	A or B	Y with respect Y	MAX	$\pm 3$

## QUAD 2 INPUT

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	HC	UNIT
I <sub>CC</sub>	MAX	13	0.02	mA
V <sub>OH</sub>	MAX	5.5	V <sub>CC</sub>	V
I <sub>OL</sub>	MAX	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
t <sub>PLH</sub>	A or B Other Input Low	Y	MAX	30	31
t <sub>PHL</sub>	A or B Other Input Low	Y	MAX	30	25
t <sub>PLH</sub>	A or B Other Input High	Y	MAX	30	31
t <sub>PHL</sub>	A or B Other Input High	Y	MAX	30	25

UNIT: ns

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	HC	UNIT
I <sub>CC</sub>	MAX	13	0.02	mA
V <sub>OH</sub>	MAX	5.5	V <sub>CC</sub>	V
I <sub>OL</sub>	MAX	8	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	HC
t <sub>PLH</sub>	A or B Other Input Low	Y	MAX	30	31
t <sub>PHL</sub>	A or B Other Input Low	Y	MAX	30	25
t <sub>PLH</sub>	A or B Other Input High	Y	MAX	30	31
t <sub>PHL</sub>	A or B Other Input High	Y	MAX	30	25

UNIT: ns

## OCTAL D-TYPE FLIP-FLOPS

- Contain Eight Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct-Clear Inputs

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT Q
CLEAR	CLOCK	D	
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	94	27	29	0.08	0.16	0.08	0.16	30	5	0.16	0.16	0.04	0.04	-	0.02	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-2.6	-4	-4	-4	-4	-32	-32	-24	-24	-8	-8	-6	-12	mA
I <sub>OL</sub>	MAX	16	8	24	4	4	4	4	64	64	24	24	8	8	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC
f <sub>max</sub>			MIN	30	30	35	21	20	16	16	150	150	100	85	70
t <sub>w</sub>			MIN	16.5	20	14	20	24	25	30	3.3	3.3	5	6	5
t <sub>su</sub>	DATA INPUT		MIN	20	20	10	25	18	25	18	2.5	2.3	2	2	4.5
	CLR INACTIVE		MIN	25	25	15	25	-	25	-	2	2.3	-	-	2
t <sub>h</sub>			MIN	5	5	0	0	3	0	3	1.2	0	2	2	1
tp <sub>HL</sub>	CLEAR	ANY Q	MAX	27	27	18	40	45	42	48	7.4	4.9	13.5	13.5	12
tp <sub>LH</sub>				27	27	12	40	45	42	45	6.5	4.8	13.5	13.5	12.5
tp <sub>HL</sub>	CLOCK	ANY Q	MAX	27	27	15	40	45	42	45	7.3	4.3	13.5	13.5	12.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHCT	LV 3V	LV 5V
f <sub>max</sub>			MIN	45	45	70
t <sub>w</sub>			MIN	6.5	6.5	5
t <sub>su</sub>	DATA INPUT		MIN	5	6.5	4.5
	CLR INACTIVE		MIN	2.5	2.5	2
t <sub>h</sub>			MIN	0	2	1
tp <sub>HL</sub>	CLEAR	ANY Q	MAX	12.6	19.5	12
tp <sub>LH</sub>				9.8	19.5	12.5
tp <sub>HL</sub>	CLOCK	ANY Q	MAX	11	19.5	12.5


UNIT f<sub>max</sub> : MHz, other : ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

## QUAD J-K FLIP-FLOPS

- Separate Negative-Edge-Triggered Clocks
- Fully Buffered Outputs

Logic Diagram



FUNCTION TABLE

COMMON INPUTS		INPUTS		OUTPUT
PRESET	CLEAR	CLOCK	J K	Q
L	H	X	X X	H
H	L	X	X X	L
L	L	X	X X	H†
H	H	↓	L H	Q <sub>0</sub>
H	H	↓	H H	H
H	H	↓	L L	L
H	H	↓	H L	TOGGLE
H	H	H	X X	Q <sub>0</sub>

† The output levels in this configuration are not guaranteed to meet the minimum levels for  $V_{OH}$ . Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	UNIT
$I_{CC}$	MAX	81	mA
$I_{OH}$	MAX	-0.8	mA
$I_{OL}$	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$f_{max}$			MIN	35
$t_w$	CLOCK high		MIN	13.5
	CLOCK low		MIN	15
$t_{su}$	J, K		MIN	3
	CLR, PR E		MIN	10
$t_h$			MIN	10
$t_{PLH}$	PRESET	Q	MAX	25
$t_{PHL}$	CLEAR	Q	MAX	30
$t_{PLH}$	CLOCK	Q	MAX	30
$t_{PHL}$	CLOCK	Q	MAX	30

UNIT: fmax: MHz, other: ns

(latches 1 and 3)



(latches 2 and 4)



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
$I_{CC}$	MAX	30	7	mA
$I_{OH}$	MAX	-0.8	-0.4	mA
$I_{OL}$	MAX	16	8	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
$t_w$			MIN	20	20
$t_{PLH}$	$\bar{S}$	Q	MAX	22	22
$t_{PHL}$	$\bar{R}$			15	21
$t_{PHL}$	$\bar{R}$		MAX	27	27

UNIT: ns



Logic Diagram



FUNCTION TABLE

NO. OF INPUTS A-1 THAT ARE HIGH $\Sigma$	OUTPUTS	
	$\Sigma$ EVEN	$\Sigma$ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

885  
4-BIT BINARY FULL ADDERS

Full-Carry Look-Ahead Across the Four Bits


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
$I_{CC}$	MAX	27	105	16	35	35	0.08	0.16	0.16	0.16	0.16	mA
$I_{OH}$	MAX	-0.4	-1	-2.6	-2	-1	-4	-4	-4	-24	-24	mA
$I_{OL}$	MAX	8	20	24	20	20	4	4	4	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
$t_{PLH}$	DATA	S EVEN	MAX	50	21	20	12	10	52	60	63	20	21.6
$t_{PHL}$				45	18	20	11	11	52	60	63	20	21.6
$t_{PLH}$	DATA	S ODD	MAX	35	21	20	12	10	52	60	68	21	21.6
$t_{PHL}$				50	18	22	11.5	11	52	60	68	21	21.6

UNIT: ns






74 CT	CD74 AC	CD74 ACT	UNIT
0.16	0.16	0.16	mA
4	-24	-24	mA
4	-24	-24	mA
4	24	24	mA
4	24	24	mA

MIN	TTL	LS	S	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
-----	-----	----	---	---	------------	-------------	------------	-------------

- 74ACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)  
 ● 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

NUMBER OF INPUTS (A-I) THAT ARE HIGH	$\overline{\text{XMIT}}$	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	l	H	H
1, 3, 5, 7, 9	l	L	H
0, 2, 4, 6, 8	h	h	H
0, 2, 4, 6, 8	h	l	L
1, 3, 5, 7, 9	h	h	L
1, 3, 5, 7, 9	h	l	H

h = high input level  
H = high output level  
l = low input level  
L = low output level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	AC 11	ACT 11	UNIT
$I_{CC}$	MAX	50	0.08	0.08	mA
$I_{OH}$	Parity error	MAX	-2	-24	mA
	Parity I/O	MAX	-15	-24	mA
$I_{OL}$	Parity error	MAX	20	24	mA
	Parity I/O	MAX	48	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	AC 11	ACT 11
$t_{PLH}$	A to I	Parity I/O	MAX	15	9	10.4
$t_{PHL}$				14	107	12
$t_{PLH}$	A to I	Parity error	MAX	16.5	10	11.3
$t_{PHL}$				16.5	12	12.9
$t_{PLH}$	Parity I/O	Parity error	MAX	9	6.2	7.7
$t_{PHL}$				9	7.9	9.1
$t_{PZH}$	$\overline{\text{XMIT}}$	Parity I/O	MAX	13	5.3	7.3
$t_{PZL}$				16	8.9	11.4
$t_{PHZ}$				11.5	6.5	8.5
$t_{PLZ}$				10	6.3	7.8

UNIT: ns


## PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

- Digitally Programmable from  $2^2$  to  $2^{31}$
- Easily Expandable
- Applications:

Frequency Division  
Digital Timing

FUNCTION TABLE	Y	X	Z
Y = 0	0	0	0
Y = 1	0	1	1
Y = 2	1	0	0
Y = 3	1	1	1

Logic Diagram



FUNCTION TABLE

CLEAR	CLK 1	CLK 2	Q OUTPUT MODE
L	X	X	Cleared to L
H	$\neq$	L	Count
H	L	$\neq$	Count
H	H	X	Inhibit
H	X	H	Inhibit


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
$I_{CC}$	MAX	75	mA
$I_{OH}$ (Q only)	MAX	-1.2	V
$I_{OL}$ (Q only)	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
$f_{max}$	CLK		MIN	30
$t_{PLH}$	CLK	Q	MAX	90
$t_{PHL}$	CLK	Q	MAX	120
$t_{PHL}$	CLR	Q	MAX	65

UNIT  $f_{max}$  : MHz, other : ns





# Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	TYP	MAX
V <sub>CC</sub>	4.5	5.0	5.5
V <sub>OH</sub>	4.5	5.0	5.5
V <sub>OL</sub>	0	0.1	0.2
I <sub>OH</sub>	-10	-5	0
I <sub>OL</sub>	0	5	10

FUNCTIONAL TABLE

Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	0	0	0
1	0	0	0
0	1	0	0
1	1	0	0
0	0	1	0
1	0	1	0
0	1	1	0
1	1	1	0
0	0	0	1
1	0	0	1
0	1	0	1
1	1	0	1
0	0	1	1
1	0	1	1
0	1	1	1
1	1	1	1

# COUNT SEQUENCE

COUNT	OUTPUTS			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

NOTE: Output Q<sub>A</sub> is connected to input B.

## RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUTS			
R <sub>0</sub> (1)	R <sub>0</sub> (2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	L	L	L	L
X	L	L	L	L	L

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I <sub>CC</sub>	MAX	39	15	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	mA
I <sub>OL</sub>	MAX	16	8	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
f <sub>max</sub>	A	Q <sub>A</sub>	MIN	32	32
	B	Q <sub>B</sub>	MIN	16	16
t <sub>w</sub>	A	A, B	MIN	15	15
	B			30	30
	Reset			15	15
t <sub>su</sub>			MIN	25	25
t <sub>PLH</sub>	A	Q <sub>A</sub>	MAX	16	16
t <sub>PHL</sub>		Q <sub>A</sub>		18	18
t <sub>PLH</sub>	A	Q <sub>B</sub>	MAX	70	70
t <sub>PHL</sub>		Q <sub>B</sub>		70	70
t <sub>PLH</sub>	B	Q <sub>B</sub>	MAX	16	16
t <sub>PHL</sub>		Q <sub>B</sub>		21	21
t <sub>PLH</sub>	B	Q <sub>C</sub>	MAX	32	32
t <sub>PHL</sub>		Q <sub>C</sub>		35	35
t <sub>PLH</sub>	B	Q <sub>D</sub>	MAX	51	51
t <sub>PHL</sub>		Q <sub>D</sub>		51	51

UNIT f<sub>max</sub> : MHz, other : ns


## PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

- Digitally Programmable from 2<sup>5</sup> to 2<sup>16</sup>
- Easily Expandable
- Applications
- Frequency Division
- Digital Timing

## Logic Diagram



- Frequency Division  
Digital Timing



FUNCTION TABLE

PROGRAMMING INPUTS				FREQUENCY DIVISION			
				Q		TP	
D	C	B	A	BINARY	DECIMAL	BINARY	DECIMAL
L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit
L	L	L	H	2 <sup>2</sup>	4	2 <sup>9</sup>	512
L	L	H	L	2 <sup>3</sup>	8	2 <sup>9</sup>	512
L	L	H	H	2 <sup>4</sup>	16	2 <sup>9</sup>	512
L	H	L	L	2 <sup>5</sup>	32	2 <sup>9</sup>	512
L	H	L	H	2 <sup>6</sup>	64	2 <sup>9</sup>	512
L	H	H	L	2 <sup>7</sup>	128	Disabled Low	
L	H	H	H	2 <sup>8</sup>	256	2 <sup>2</sup>	4
H	L	L	L	2 <sup>9</sup>	512	2 <sup>3</sup>	8
H	L	L	H	2 <sup>10</sup>	1024	2 <sup>4</sup>	16
H	L	H	L	2 <sup>11</sup>	2048	2 <sup>5</sup>	32
H	L	H	H	2 <sup>12</sup>	4096	2 <sup>6</sup>	64
H	H	L	L	2 <sup>13</sup>	8192	2 <sup>7</sup>	128
H	H	L	H	2 <sup>14</sup>	16384	2 <sup>8</sup>	256
H	H	H	L	2 <sup>15</sup>	32768	2 <sup>9</sup>	512


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	50	mA
I <sub>OH</sub>	MAX	-1.2	V
I <sub>OL</sub>	MAX	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f <sub>max</sub>	CLK		MIN	30
t <sub>w</sub>	CLK 1 or 2		MIN	16
	CLR		MIN	35
t <sub>PLH</sub>	CLK 1 or 2	Q	MAX	90
t <sub>PHL</sub>		Q	MAX	120
t <sub>PLH</sub>	CLR	Q	MAX	65

UNIT f<sub>max</sub> : MHz, other : ns



## Logic Diagram



# FUNCTION TABLES

K COUNTER FUNCTION TABLE  
(DIGITAL CONTROL)

D	C	B	A	MODULO (K)
L	L	L	L	Inhibited
L	L	L	H	2 <sup>2</sup>
L	L	H	L	2 <sup>4</sup>
L	L	H	H	2 <sup>5</sup>
L	H	L	L	2 <sup>6</sup>
L	H	L	H	2 <sup>7</sup>
L	H	H	L	2 <sup>8</sup>
L	H	H	H	2 <sup>9</sup>
H	L	L	L	2 <sup>10</sup>
H	L	L	H	2 <sup>11</sup>
H	L	H	L	2 <sup>12</sup>
H	L	H	H	2 <sup>13</sup>
H	H	L	L	2 <sup>14</sup>
H	H	L	H	2 <sup>15</sup>
H	H	H	L	2 <sup>16</sup>
H	H	H	H	2 <sup>17</sup>

EXCLUSIVE OR PHASE DETECTOR

$\phi A1$	$\phi B$	XORPD OUT
L	L	L
L	H	H
H	L	H
H	H	L

EDGE-CONTROLLED PHASE DETECTOR

$\phi A2$	$\phi B$	ECPD OUT
H or L	↓	H
↓	H or L	L
H or L	↑	No change
↑	H or L	No change

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	CD74 ACT	UNIT
$I_{CC}$	MAX	120	0.16	0.16	0.08	mA
$I_{OH}$ (I/D OUT)	MAX	-1	-6	-4	-24	mA
$I_{OH}$ (XOR, ECPD)	MAX	-0.4	-6	-4	-24	mA
$I_{OL}$ (I/D OUT)	MAX	24	6	4	24	mA
$I_{OL}$ (XOR, ECPD)	MAX	8	6	4	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT	CD74 ACT
$f_{max}$	K CLK	I/D OUT	MIN	32	20	20	45
	I/D CLK	I/D OUT		16	13	13	35
$t_w$	K CLK		MIN	16	24	24	8
	I/D CLK			33	38	38	9
$t_{su}$	D/ $\bar{U}$		MIN	30	30	30	17
	ENCLR			31	30	30	16
$t_h$	D/ $\bar{U}$		MIN	0	0	0	7
	ENCLR			0	0	0	6
$t_{PLH}$	I/D CLK ↑	I/D OUT	MAX	25	53	53	24
$t_{PHL}$				35	53	53	24
$t_{PLH}$	$\phi A1$ or $\phi B$	other input low	X or OUT	15	45	45	22
		other input high		25	45	45	22
$t_{PHL}$	$\phi A1$ or $\phi B$	other input low	X or OUT	25	45	45	22
		other input high		25	45	45	22
$t_{PLH}$	$\phi B$ ↓	ECPD OUT	MAX	30	60	60	30
$t_{PHL}$	$\phi A2$ ↓	ECPD OUT		30	60	60	30

UNIT  $f_{max}$  : MHz, other : ns

## QUAD 2-INPUT MULTIPLEXERS WITH STORAGE

- Outputs Storage Register

Logic Diagram



FUNCTION TABLE							
INPUTS		OUTPUTS					
WORD SELECT	CLOCK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q <sub>D</sub>	Q <sub>D</sub>
L	↓	A1	B1	C1	D1	D1	D1
H	↓	A2	B2	C2	D2	D2	D2
X	H	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>D0</sub>	Q <sub>D0</sub>

1 a1, a2, etc. = the level of steady-state input at A1, A2, etc.  
Q<sub>A0</sub>, Q<sub>B0</sub>, etc. = the level of Q<sub>A</sub>, Q<sub>B</sub>, etc. entered on the most recent 0 transition of CLK


#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	AS	SN74 HC	UNIT
I <sub>CC</sub>	MAX	65	21	36	0.08	mA
I <sub>OL</sub>	MAX	16	8	20	4	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-2	-4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	AS	SN74 HC
t <sub>w</sub>			MIN	20	20	8	27
t <sub>su</sub>	Data		MIN	15	15	4.5	21
	Word Select		MIN	25	25	13	21
t <sub>h</sub>	Data		MIN	5	5	3.5	0
	Word Select		MIN	0	0	1	0
t <sub>PLH</sub>	CLK	GA to GD	MAX	27	27	9	31
t <sub>PHL</sub>				32	32	11	31

UNIT: ns



1. Word Select: A1, A2, B1, B2, C1, C2, D1, D2. 2. Propagation Delay: t<sub>PLH</sub>, t<sub>PHL</sub>. 3. Setup Time: t<sub>su</sub>. 4. Hold Time: t<sub>h</sub>. 5. Pulse Width: t<sub>w</sub>. 6. Output: Q\_A, Q\_B, Q\_C, Q\_D.



## 8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths


FUNCTION TABLE

INPUTS	OUTPUTS
SR	SL
0	0
1	1
0	1
1	0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX. MIN.	UNIT
V <sub>CC</sub>	5.0	V
V <sub>OH</sub>	4.5	V
V <sub>OL</sub>	0.5	V
I <sub>OH</sub>	-10	mA
I <sub>OL</sub>	10	mA

Logic Diagram



† I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

FUNCTION TABLE

MODE	INPUTS								I/O PORTS								OUTPUTS	
	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q A	B/Q B	C/Q C	D/Q D	E/Q E	F/Q F	G/Q G	H/Q H	Q <sub>A</sub>	Q <sub>H</sub>
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	X	L	X	X	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	L	L
Hold	H	L	L	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
	H	L	L	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift Right	H	L	H	L	L	↑	X	H	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
	H	L	H	L	L	↑	X	L	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift Left	H	H	L	L	L	↑	H	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	H	Q <sub>Bn</sub>	H
	H	H	L	L	L	↑	L	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	L	Q <sub>Bn</sub>	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

NOTE: a...h—the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

† When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I <sub>CC</sub>		MAX	53	225	40	95	0.16	0.16	0.16	0.16	mA
I <sub>OH</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	-2.6	-6.5	-2.6	-3	-6	-4	-24	-24	mA
	Q <sub>A</sub> or Q <sub>H</sub>		-0.4	-0.5	-0.4	-1	-4	-4	-24	-24	
I <sub>OL</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	24	20	24	24	6	4	24	24	mA
	Q <sub>A</sub> or Q <sub>H</sub>		8	6	8	20	4	4	24	24	

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
f <sub>max</sub>				MIN	20	50	30	70	20	16	95	90
t <sub>w</sub>	CLK high				30	10	16.5	7	24	30	5.2	5.5
	CLK low			MIN	10	10	16.5	7	24	30	5.2	5.5
t <sub>su</sub>	CLR				20	10	10	7	15	22	5	5
	DATA 'H'				20	7	16	5.5	36	30	4.5	4.5
	DATA 'L'				20	5	6	5.5	36	30	4.5	4.5
	SELECT				35	15	20	8.5	36	41	9	9
	CLR INACTIVE				20	10	15	7	-	-	-	-
t <sub>h</sub>	DATA				0	5	0	2	0	0	0	0
	SELECT			MIN	10	5	0	0	0	0	0	0
t <sub>PLH</sub>		CLK	Q <sub>A</sub> or Q <sub>B</sub>	MAX	33	20	15	10	60	68	12.9	12.9
t <sub>PHL</sub>					39	20	18	9.5	60	68	12.9	12.9
t <sub>PLH</sub>		CLK	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	25	21	13	10	60	68	13.5	14.5
t <sub>PHL</sub>					39	21	19	12	60	68	13.5	14.5
t <sub>PHL</sub>		CLR	Q <sub>A</sub> or Q <sub>H</sub>	MAX	40	21	22	10.5	60	69	11.2	12.2
t <sub>PHL</sub>		CLR	Q <sub>A</sub> thru Q <sub>H</sub>		40	24	22	15	60	69	13.9	18.6
t <sub>PZH</sub>		OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	21	18	16	9	47	48	14.9	14.9
t <sub>PZL</sub>					30	18	22	11	39	45	14.9	14.9
t <sub>PHZ</sub>		OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	20	12	8	7	56	56	14.9	14.9
t <sub>PLZ</sub>					15	12	15	6.5	47	48	14.9	14.9

UNIT f<sub>max</sub>: MHz; other: ns

## CRYSTAL-CONTROLLED OSCILLATOR

- Crystal-Controlled Oscillator Operation from 1MHz to 20MHz
- Complementary Outputs

Logic Diagram




RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
Icc		MAX	75	mA
Ioh	F or F'	MAX	-24	mA
	F, F', F/2, F/4	MAX	-0.4	mA
Iol	F or F'	MAX	24	mA
	F, F', F/2, F/4	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
fmax		F/2	MIN	10
		F/4	MAX	5
		ANY	MIN	20
tr		F', F'	MAX	14
		ANY	MAX	40
tf		F', F'	MAX	10
		ANY	MAX	20

UNIT fmax : MHz, other : ns



- Hold (Store)
- Shift Right
- Shift Left
- Load Data
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths

Logic Diagram



† I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

FUNCTION TABLE

MODE	INPUTS						I/O BORD										OUTPUTS	
	CLR	SELECT		OUTPUT CONTROL		CLK	SEREAL		A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q <sub>A</sub> '	Q <sub>H</sub> '
		S1	S0	OE1	OE2		SL	SR										
Clear	L	X	L	L	L	+	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	+	X	X	L	L	L	L	L	L	L	L	L	L
Hold	H	L	L	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>A0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
	H	X	X	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift Right	H	L	H	L	L	+	X	H	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	H	Q <sub>Gn</sub>
	H	L	H	L	L	+	X	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	L	Q <sub>Gn</sub>
Shift Left	H	H	L	L	L	+	H	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	H	Q <sub>Bn</sub>	H
	H	H	L	L	L	+	L	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	L	Q <sub>Bn</sub>	L
Load	H	H	H	X	X	+	X	X	a	b	c	d	e	f	g	h	a	h

† a...h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	ALS	CD74 AC	CD74 ACT	UNIT
I <sub>CC</sub>		MAX	225	40	0.16	0.16	mA
I <sub>OH</sub>	Q <sub>A</sub> ' or Q <sub>H</sub> '	MAX	-0.5	-0.4	-24	-24	mA
	Q <sub>A</sub> thru Q <sub>H</sub>		-6.5	-2.6	-24	-24	mA
I <sub>OL</sub>	Q <sub>A</sub> ' or Q <sub>H</sub> '	MAX	6	8	24	24	mA
	Q <sub>A</sub> thru Q <sub>H</sub>		20	24	24	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	ALS	CD74 AC	CD74 ACT
f <sub>max</sub>				MIN	25	17	95	90
t <sub>w</sub>	CLK			MIN	30	16.5	5.2	5.5
	CLR				20	-	5	5
t <sub>su</sub>	DATA H				20	16	4.5	4.5
	DATA L			MIN	20	6	4.5	4.5
	SELECT				-	20	9	9
	CLR				-	20	5.5	5.5
t <sub>h</sub>	SELECT			MIN	-	0	0	0
	DATA				0	0	0	0
t <sub>PLH</sub>		CLK	Q <sub>A</sub> ' or Q <sub>B</sub> '	MAX	33	15	12.9	12.9
t <sub>PHL</sub>		CLK	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	39	18	12.9	12.9
t <sub>PLH</sub>		CLK	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	25	13	13.5	14.5
t <sub>PHL</sub>		CLK	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	39	19	13.5	14.5
t <sub>PZH</sub>		OE1	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	21	16	14.9	14.9
t <sub>PZL</sub>		OE1	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	30	22	14.9	14.9
t <sub>PHZ</sub>		OE1	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	20	8	14.9	14.9
t <sub>PLZ</sub>		OE1	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	15	15	14.9	14.9
t <sub>PZH</sub>		OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	21	16	14.9	14.9
t <sub>PZL</sub>		OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	30	22	14.9	14.9
t <sub>PHZ</sub>		OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	20	8	14.9	14.9
t <sub>PLZ</sub>		OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	15	15	14.9	14.9

UNIT f<sub>max</sub>: MHz, other: ns

## 8-LINE TO 3-LINE PRIORITY ENCODER

- 3-State Outputs Drive Bus Lines Directly
- Encodes 8 Data Lines to 3-Line Binary (Octal)

Logic Diagram



FUNCTION TABLE

E1	INPUTS							OUTPUTS			
	0	1	2	3	4	5	6	A2	A1	A0	E0
H	X	X	X	X	X	X	X	Z	Z	Z	H
L	H	H	H	H	H	H	H	Z	Z	Z	H
L	X	X	X	X	X	X	L	L	L	L	H
L	X	X	X	X	X	L	H	L	L	H	H
L	X	X	X	X	L	H	H	L	H	L	H
L	X	X	X	L	H	H	H	H	L	L	H
L	X	X	L	H	H	H	H	H	L	L	H
L	X	L	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	L	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	25	mA
	A0, A1, A2	MAX	-2.6	mA
I <sub>OH</sub>	E0, ES	MAX	-0.4	mA
	A0, A1, A2	MAX	24	mA
I <sub>OL</sub>		MAX	8	mA
	E0, ES	MAX		


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t <sub>PLH</sub>	1 to 7	A0, A1, A2	MAX	35
			MAX	35
t <sub>PHL</sub>	0 to 7	E0	MAX	18
			MAX	40
t <sub>PLH</sub>	0 to 7	GS	MAX	55
			MAX	21

UNIT: ns







FUNCTION TABLE (SN74)

SELECT†			INPUTS			OUTPUT ENABLES			OUTPUTS	
S2	S1	S0	DC	G1	G2	G3	W	Y		
X	X	X	X	H	X	X	Z	Z		
X	X	X	X	X	X	X	Z	Z		
X	X	X	X	X	X	L	Z	Z		
L	L	L	L	L	L	H	D0	D0		
L	L	L	H	L	L	H	D0 <sub>n</sub>	D0 <sub>n</sub>		
L	L	H	L	L	L	H	D1	D1		
L	L	H	H	L	L	H	D1 <sub>n</sub>	D1 <sub>n</sub>		
L	H	L	L	L	L	H	D2	D2		
L	H	L	H	L	L	H	D2 <sub>n</sub>	D2 <sub>n</sub>		
L	H	H	L	L	L	H	D3	D3		
L	H	H	H	L	L	H	D3 <sub>n</sub>	D3 <sub>n</sub>		
H	L	L	L	L	L	H	D4	D4		
H	L	L	H	L	L	H	D4 <sub>n</sub>	D4 <sub>n</sub>		
H	L	H	L	L	L	H	D5	D5		
H	L	H	H	L	L	H	D5 <sub>n</sub>	D5 <sub>n</sub>		
H	H	L	L	L	L	H	D6	D6		
H	H	L	H	L	L	H	D6 <sub>n</sub>	D6 <sub>n</sub>		
H	H	H	L	L	L	H	D7	D7		
H	H	H	H	L	L	H	D7 <sub>n</sub>	D7 <sub>n</sub>		

## NOTES:

H = High Voltage Level (Steady State), L = Low Voltage Level (Steady State), X = Don't Care, Z = High Impedance State (Off State), D0<sub>n</sub> ... D7<sub>n</sub> = the level of steady-state inputs D0 through D7, respectively, before the most recent low-to-high transition of data control.

† This column shows the input address setup with LE low.

TRUTH TABLE

SELECT (NOTE 3)			ENABLE DATA		OUTPUT ENABLES			OUTPUTS	
S2	S1	S0	$\overline{E}$	$\overline{OE1}$	$\overline{OE2}$	$\overline{OE3}$	$\overline{Y}$	Y	
X	X	X	X	H	X	X	Z	Z	
X	X	X	X	X	H	X	Z	Z	
X	X	X	X	X	X	L	Z	Z	
L	L	L	L	L	L	H	D0	D0	
L	L	L	L	L	L	H	D0 <sub>n</sub>	D0 <sub>n</sub>	
L	L	H	L	L	L	H	D1	D1	
L	L	H	L	L	L	H	D1 <sub>n</sub>	D1 <sub>n</sub>	
L	H	L	L	L	L	H	D2	D2	
L	H	L	L	L	L	H	D2 <sub>n</sub>	D2 <sub>n</sub>	
L	H	H	L	L	L	H	D3	D3	
L	H	H	L	L	L	H	D3 <sub>n</sub>	D3 <sub>n</sub>	
H	L	L	L	L	L	H	D4	D4	
H	L	L	L	L	L	H	D4 <sub>n</sub>	D4 <sub>n</sub>	
H	L	H	L	L	L	H	D5	D5	
H	L	H	L	L	L	H	D5 <sub>n</sub>	D5 <sub>n</sub>	
H	H	L	L	L	L	H	D6	D6	
H	H	L	L	L	L	H	D6 <sub>n</sub>	D6 <sub>n</sub>	

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	CD74 HC	SN74 HCT	UNIT
I <sub>CC</sub>	MAX	46	0.08	0.16	0.16	mA
I <sub>DH</sub>	MAX	-2.8	-6	-6	-4	mA
I <sub>OL</sub>	MAX	24	6	6	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC	CD74 HC	SN74 HCT
t <sub>su</sub>			MAX	15	19	15	15
t <sub>h</sub>			MAX	15	5	14	14
t <sub>PLH</sub>	D0 thru D7	Y	MAX	36	59	63	71
t <sub>PHL</sub>	D0 thru D7	Y	MAX	35	59	63	71
t <sub>PLH</sub>	D0 thru D7	W (CD74: $\overline{Y}$ )	MAX	27	59	63	71
t <sub>PHL</sub>	D0 thru D7	W (CD74: $\overline{Y}$ )	MAX	44	59	63	71
t <sub>PLH</sub>	$\overline{DC}$ (CD74: $\overline{E}$ )	Y	MAX	42	68	75	81
t <sub>PHL</sub>	$\overline{DC}$ (CD74: $\overline{E}$ )	Y	MAX	39	68	75	81
t <sub>PLH</sub>	$\overline{DC}$ (CD74: $\overline{E}$ )	W (CD74: $\overline{Y}$ )	MAX	33	68	75	81
t <sub>PHL</sub>	$\overline{DC}$ (CD74: $\overline{E}$ )	W (CD74: $\overline{Y}$ )	MAX	50	68	75	81

UNIT:ns

[illegible]

INPUTS				OUTPUT ENABLES			OUTPUTS		
SELECT				CLK	G1	G2	G3	W	Y
C2	C1	C0							
X	X	X	X	X	H	X	H	Z	Z
X	X	X	X	X	H	X	X	Z	Z
X	X	L	L	X	X	X	L	D0	D3
L	L	L	L	H	L	L	L	D0	D0
L	L	L	H	↑	L	L	H	D1	D1
L	L	L	H	H	L	L	H	D1	D1
L	L	L	H	↑	L	L	H	D2	D2
L	L	L	H	H	L	L	H	D2	D2
L	L	L	H	↑	L	L	H	D3	D3
L	L	L	H	H	L	L	H	D3	D3
H	L	L	L	↑	L	L	H	D4	D4
H	L	L	L	H	L	L	H	D4	D4
H	L	L	L	↑	L	L	H	D5	D5
H	L	L	L	H	L	L	H	D5	D5
H	L	L	L	↑	L	L	H	D6	D6
H	L	L	L	H	L	L	H	D6	D6
H	L	L	L	↑	L	L	H	D7	D7
H	L	L	L	H	L	L	H	D7	D7

## H = High

H = High Voltage Level (Steady State), L = Low Voltage Level (Steady State),  $\uparrow$  = Transition from Low to High Level, X = Don't Care, Z = High Impedance State (Off State),  $D0_n \dots D7_n$  = the level of steady-state inputs D0 through D7, respectively, before the most recent low-to-high transition of data control.

† This column shows the input address setup with  $\overline{\text{LE}}$  low.

SELECT (NOTE 3)			INPUTS				OUTPUTS	
			CLOCK	OUTPUT ENABLES				
S2	S1	S0	CP	OE1	OE2	OE3	Y	Y
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L	↑	L	L	H	$\overline{D0}$	D0
L	L	L	H or L	L	L	H	$\overline{D0n}$	D0n
L	L	H	↑	L	L	H	$\overline{D1}$	D1
L	L	H	H or L	L	L	H	$\overline{D1n}$	D1n
L	H	L	↑	L	L	H	$\overline{D2}$	D2
L	H	L	H or L	L	L	H	$\overline{D2n}$	D2n
L	H	H	↑	L	L	H	$\overline{D3}$	D3
L	H	H	H or L	L	L	H	$\overline{D3n}$	D3n
H	L	L	↑	L	L	H	$\overline{D4}$	D4
H	L	L	H or L	L	L	H	$\overline{D4n}$	D4n
H	L	H	↑	L	L	H	$\overline{D5}$	D5
H	L	H	H or L	L	L	H	$\overline{D5n}$	D5n
H	H	L	↑	L	L	H	$\overline{D6}$	D6
H	H	L	H or L	L	L	H	$\overline{D6n}$	D6n

--	--	--

PARAMETER	MAX or MIN	LS	SN74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	46	0.08	0.16	mA
I <sub>OH</sub>	MAX	-2.6	-6	-4	mA
I <sub>OL</sub>	MAX	24	6	4	mA

--	--

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC	CD74 HCT
$t_{su}$	D0 thru D7		MIN	15	19	11
$t_h$	D0 thru D7		MIN	0	5	14
$t_{PLH}$	CLK	Y	MAX	27	64	77
$t_{PHL}$				50	64	77
$t_{PLH}$		W (CD74: $\bar{Y}$ )		36	64	77
$t_{PHL}$				27	64	77
$t_{PLH}$	S0, S1, S2	Y	MAX	45	71	89
$t_{PHL}$				48	71	89
$t_{PLH}$	S0, S1, S2	W (CD74: $\bar{Y}$ )	MAX	54	71	89
$t_{PHL}$				45	71	89

UNIT: ns

1	2	3	4	5	6	7	8	9	10
11	12	13	14	15	16	17	18	19	20
21	22	23	24	25	26	27	28	29	30
31	32	33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48	49	50
51	52	53	54	55	56	57	58	59	60
61	62	63	64	65	66	67	68	69	70
71	72	73	74	75	76	77	78	79	80
81	82	83	84	85	86	87	88	89	90
91	92	93	94	95	96	97	98	99	100

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	85	24	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-5.2	-2.6	-6	-6	-4	mA
I <sub>OL</sub>	MAX	32	24	6	6	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	A	Y	MAX	16	15	24	32	38
			MAX	22	18	24	32	38
t <sub>PHL</sub>	A	Y	MAX	35	35	48	45	53
			MAX	37	45	48	45	53
t <sub>PZH</sub>	G	Y	MAX	11	32	48	45	53
			MAX	27	35	48	45	53

UNIT: ns

PARAMETER	MAX or MIN	UNIT
t <sub>PLH</sub>	MAX	ns
t <sub>PHL</sub>	MAX	ns
t <sub>PZH</sub>	MAX	ns

To Five Other Channels

NOTES:  
1. All values are at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C unless otherwise specified.  
2. Load conditions: t<sub>PLH</sub>, t<sub>PHL</sub> and t<sub>PZH</sub> are measured with a load capacitance of 50 pF.  
3. t<sub>PLH</sub> and t<sub>PHL</sub> are measured with the input signal transitioning from 0V to 5V and 5V to 0V, respectively.  
4. t<sub>PZH</sub> is measured with the input signal transitioning from 0V to 5V.  
5. All values are minimum values unless otherwise specified.

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
t <sub>PLH</sub>	A	Y	MAX	ns
			MAX	ns
t <sub>PHL</sub>	A	Y	MAX	ns
			MAX	ns
t <sub>PZH</sub>	G	Y	MAX	ns
			MAX	ns

UNIT: ns



LEMENTS OF THOSE


NOTES:  
H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care  
Z = High Impedance (OFF) State

NOTES:  
H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care  
Z = High Impedance (OFF) State

	LS	SN74 HC	CD74 HC
7	15	24	33
5	18	24	33
5	35	48	45
7	45	48	45
7	32	48	45
7	35	48	45

--	--	--	--

## HEX BUS DRIVERS



## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	95	24	0.08	0.16	0.16	0.04	0.04	-	0.02	mA
$I_{OH}$	MAX	-5.2	-2.6	-6	-6	-4	-8	-8	-8	-16	mA
$I_{OL}$	MAX	32	24	6	6	4	8	8	8	16	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V
$t_{PLH}$	A	Y	MAX	16	16	24	32	38	9	6.5	13.5	9
$t_{PHL}$			MAX	22	22	24	32	38	9	6.5	13.5	9
$t_{PZH}$	$\bar{G}$	Y	MAX	35	35	48	45	53	10.5	9.5	16	10.5
$t_{PZL}$			MAX	47	40	48	45	53	10.5	8.5	16	10.5
$t_{PHZ}$	$\bar{G}$	Y	MAX	11	30	48	45	53	10.5	9.5	15.5	10.5
$t_{PLZ}$			MAX	27	35	48	45	53	10.5	8.5	15.5	10.5

UNIT: ns

## HEX BUS DRIVERS



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	77	21	0.08	0.16	0.16	mA
$I_{OH}$	MAX	-5.2	-2.6	-6	-6	-4	mA
$I_{OL}$	MAX	32	24	6	6	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
$t_{PLH}$	A	Y	MAX	17	15	24	32	45
$t_{PHL}$			MAX	16	18	24	32	45
$t_{PZH}$	$\bar{G}$	Y	MAX	35	35	48	45	53
$t_{PZL}$			MAX	37	45	48	45	53
$t_{PHZ}$	$\bar{G}$	Y	MAX	11	32	48	45	53
$t_{PLZ}$			MAX	27	35	48	45	53

UNIT: ns


## OCTAL D-TYPE LATCHES

- 3-State Bus-Driving True Outputs
- Buffered Control Inputs
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT Q
	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q0
H	X	X	Z

Logic Diagram



To Seven Other Channels

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH	UNIT
I <sub>CC</sub>	MAX	40	190	27	100	55	0.08	0.16	0.08	0.16	60	30	5	mA
I <sub>OH</sub>	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-32	mA
I <sub>OL</sub>	MAX	24	20	24	48	24	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.02	mA
I <sub>OH</sub>	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	24	24	24	24	8	8	8	16	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH
t <sub>W</sub>	High	D	Q	MIN	15	6	10	4.5	6	20	24	25	24	7.5	3.3	3
	Low			MIN	15	7.3	-	-	-	-	-	-	-	-	-	-
t <sub>su</sub>	th	D	Q	MIN	5	0	10	2	2	13	15	13	20	2	1.9	1.1
				MIN	20	10	7	3	3	12	5	10	15	5.5	1	1.4
t <sub>PLH</sub>	t <sub>PHL</sub>	LE	Q	MAX	18	12	12	6	8	38	45	44	48	9.3	5.9	3.9
				MAX	18	12	16	6	6	38	45	44	48	9.5	6.2	3.9
t <sub>PLH</sub>	t <sub>PHL</sub>	OE	Q	MAX	30	14	22	11.5	13	44	53	44	53	9.3	6.6	4.2
				MAX	30	18	23	7.5	8	44	53	44	53	8.8	7.2	4.2
t <sub>PLZ</sub>	t <sub>PHZ</sub>	OE	Q	MAX	28	15	18	6.5	12	38	45	44	53	11.8	5.2	4.8
				MAX	36	18	20	9.5	8.5	38	45	44	53	12	6.7	4.8
t <sub>PLZ</sub>	t <sub>PHZ</sub>	OE	Q	MAX	25	9	10	6.5	7.5	38	45	44	53	7	6.9	4.6
				MAX	20	12	12	7	6	38	45	44	53	7.4	6.5	4.5

PARAMETER		INPUT	OUTPUT	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V
t <sub>W</sub>	High	D	Q	MIN	4	4.5	4	5	8	4	5	6.5	5	5	3.3	3.3
	Low			MIN	-	-	4	-	-	4	-	-	-	-	-	-
t <sub>su</sub>	th	D	Q	MIN	3.5	4.5	2	3.5	8	2	4	1.5	4	4	2	0.5
				MIN	2	1	3	3.5	1	3	1	3.5	1	1	1.5	1.2
t <sub>PLH</sub>	t <sub>PHL</sub>	LE	Q	MAX	10.3	10.5	8.5	11.8	11.5	10.4	10.5	10.5	17	10.5	6.8	3.6
				MAX	8.4	10.5	8.5	10	11.5	10.4	10.5	10.5	17	10.5	6.8	3.6
t <sub>PLH</sub>	t <sub>PHL</sub>	OE	Q	MAX	11.3	10.5	12	13	11.5	12.5	10.5	14.5	16.5	10.5	7.6	3.3
				MAX	10.2	10.5	12	12.2	11.5	12.5	10.5	14.5	16.5	10.5	7.6	3.3
t <sub>PLZ</sub>	t <sub>PHZ</sub>	OE	Q	MAX	10.8	9.5	10.5	12.5	10.5	13.5	11.5	13.5	17	11.5	7.7	4.8
				MAX	9.7	9.5	10.5	12	10.5	13.5	11.5	13.5	17	11.5	7.7	4.8
t <sub>PLZ</sub>	t <sub>PHZ</sub>	OE	Q	MAX	11.1	12.5	11.5	12.2	12.5	12.5	10.5	12	15	10.5	7	4.4
				MAX	8.7	10	11.5	10.1	10	12.5	10.5	12	15	10.5	7	4.4

UNIT f<sub>max</sub>: MHz, other: ns



## 374

- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

## Logic Diagram



FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT Q
	CLK	D	
L	↑	H	H
L	↑	L	L
L	L	X	Q0
H	X	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	UNIT
I <sub>CC</sub>	MAX	40	160	31	128	86	0.08	0.16	0.08	0.16	60	30	5	mA
I <sub>OH</sub>	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-32	mA
I <sub>OL</sub>	MAX	24	20	24	48	24	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	mA
I <sub>OH</sub>	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	24	24	24	24	8	8	8	16	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V
f <sub>max</sub>			MIN	35	75	35	125	70	24	20	25	20	70	150	150
t <sub>w</sub>	High		MIN	15	6	14	4	7	20	24	20	24	7	3.3	3.3
			MIN	15	7.3	14	3	6	20	24	20	24	-	3.3	3.3
t <sub>su</sub>			MIN	20	5	10	2	2	25	18	25	18	6.5	1.9	1.5
			MIN	0	2	0	2	2	5	5	10	5	0	2.1	0.8
t <sub>PLH</sub>	CLK	Q	MAX	28	15	12	8	10	45	50	45	50	10.6	6.2	4.5
t <sub>PHL</sub>			MAX	28	17	16	9	10	45	50	45	50	10	7.1	4.2
t <sub>PDH</sub>	OE	Q	MAX	26	15	17	6	12.5	38	45	38	42	12.3	5.2	4.7
t <sub>PZL</sub>			MAX	28	18	18	10	8.5	38	45	38	42	12.7	6.7	4.7
t <sub>PHZ</sub>	OE	Q	MAX	28	9	10	6	8	38	41	38	45	6.8	6.7	4.6
t <sub>PLZ</sub>			MAX	20	12	18	6	6.5	38	41	38	45	6.8	6.5	4.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V
f <sub>max</sub>			MIN	95	100	12.5	55	90	110	75	75	50	75	100	150
t <sub>w</sub>	High		MIN	5	4.5	4	9	5	4.5	5	6.5	5.5	5	3.3	3.3
			MIN	5	4.5	4	9	5	4.5	5	6.5	5.5	5	3.3	3.3
t <sub>su</sub>			MIN	2.5	4.5	2	3	5.5	2	3	2.5	4.5	3	2	1.8
			MIN	3.5	1.5	2	5.5	1.5	3	2	2.5	2	2	1.5	0.5
t <sub>PLH</sub>	CLK	Q	MAX	10.2	10.5	10.8	12.4	11.5	11.2	11.5	11.5	18.5	11.5	7	3.6
t <sub>PHL</sub>			MAX	10.1	10	10.8	13	11	11.2	11.5	11.5	18.5	11.5	7	3.6
t <sub>PDH</sub>	OE	Q	MAX	9.1	9.5	14.5	12.3	10.5	14.5	11	12.5	16.5	11	7.5	5.2
t <sub>PZL</sub>			MAX	9.4	9.5	14.5	12.3	10.5	14.5	11	12.5	16.5	11	7.5	5.2
t <sub>PHZ</sub>	OE	Q	MAX	11.2	12.5	14.5	13.2	12.5	14.5	10	12	16	10	6.5	4.5
t <sub>PLZ</sub>			MAX	9.2	10	14.5	10.8	10	14.5	10	12	16	10	6.5	4.5

UNIT f<sub>max</sub>: MHz, other: ns

## 4-BIT BISTABLE LATCHES

- Complementary Outputs ( $Q$ ,  $\bar{Q}$ )

## Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS	
D	C	L	H
L	H	L	H
H	H	H	L
X	L	$Q_0$	$\bar{Q}_0$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
$I_{CC}$	MAX	12	0.04	mA
$I_{OH}$	MAX	-0.4	-4	mA
$I_{OL}$	MAX	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
$t_W$			MIN	20	20
$t_{SU}$			MIN	20	25
$t_H$			MIN	0	5
$t_{PLH}$	D	Q	MAX	27	30
$t_{PHL}$	D	Q	MAX	17	30
$t_{PLH}$	D	$\bar{Q}$	MAX	20	30
$t_{PHL}$	D	$\bar{Q}$	MAX	15	30
$t_{PLH}$	C	Q	MAX	27	33
$t_{PHL}$	C	Q	MAX	25	33
$t_{PLH}$	C	$\bar{Q}$	MAX	30	33
$t_{PHL}$	C	$\bar{Q}$	MAX	15	33

UNIT: ns

FUNCTION TABLE

INPUTS	OUTPUT
DATA	Q
L	H
H	L
X	X

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
$I_{CC}$	MAX	12	0.04	mA
$I_{OH}$	MAX	-0.4	-4	mA
$I_{OL}$	MAX	8	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
$t_W$			MIN	20	20
$t_{SU}$			MIN	20	25
$t_H$			MIN	0	5
$t_{PLH}$	D	Q	MAX	27	30
$t_{PHL}$	D	Q	MAX	17	30
$t_{PLH}$	D	$\bar{Q}$	MAX	20	30
$t_{PHL}$	D	$\bar{Q}$	MAX	15	30
$t_{PLH}$	C	Q	MAX	27	33
$t_{PHL}$	C	Q	MAX	25	33
$t_{PLH}$	C	$\bar{Q}$	MAX	30	33
$t_{PHL}$	C	$\bar{Q}$	MAX	15	33

## OCTAL D-TYPE FLIP-FLOPS

- Individual Data Input to Each Flip-Flop
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUTS
Q	Q
H	H
L	L
X	X

FUNCTION TABLE

INPUTS			OUTPUTS	
CLKEN	CLOCK	DATA	Q	$\bar{Q}$
H	X	X	Q <sub>0</sub>	Q <sub>0</sub>
L	T	H	H	L
L	T	L	L	H
X	L	X	Q <sub>0</sub>	Q <sub>0</sub>


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	UNIT
I <sub>CC</sub>	MAX	28	90	0.08	0.16	0.08	0.16	30	0.08	mA
I <sub>OH</sub>	MAX	-0.4	-1	-4	-4	-4	-4	-32	-24	mA
I <sub>OL</sub>	MAX	8	20	4	4	4	4	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11
f <sub>max</sub>			MIN	30	110	20	20	17	16	150	100
t <sub>w</sub>			MIN	20	5	25	24	25	30	3.3	5
t <sub>su</sub>	DATA		MIN	20	2	25	18	15	18	2.5	4
	CLKEN ACTIVE		MIN	25	2.5	25	-	15	-	3	6
	CLKEN INACTIVE		MIN	10	4.5	25	18	15	18	3	6
			MIN	5	1	5	3	3	3	1.8	0
t <sub>th</sub>			MIN	5	1	5	3	3	3	1.8	0
t <sub>PLH</sub>			MAX	27	10	40	53	45	57	6.5	11.3
t <sub>PHL</sub>	CLK	Q	MAX	27	10.5	40	53	45	57	7.3	12.9

UNIT: f<sub>max</sub>: MHz, other: ns



CLOCK	DATA	Q
-------	------	---

INPUTS			OUTPUTS	
$\bar{G}$	CLOCK	DATA	Q	$\bar{Q}$
H	X	X	Q <sub>0</sub>	$\bar{Q}_0$
L	$\uparrow$	H	L	L
X	$\uparrow$	L	L	H
X	L	X	Q <sub>0</sub>	$\bar{Q}_0$

PARAMETER	MAX OF MIN	LS

PARAMETER	MAX or MIN	LS	F	SN74HC	UNIT
I <sub>CC</sub>	MAX	22	45	0.08	mA
I <sub>ON</sub>	MAX	-0.4	-1	-4	mA
I <sub>OL</sub>	MAX	8	20	4	mA


PARAMETER	UNIT	VALUE
...	...	...

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	F	SN74HC
f <sub>max</sub>				MIN	30	110	20
tw	CLK H			MIN	20	4	25
	CLK L			MIN	20	6	25
tsu	DATA			MIN	20	5	25
	$\bar{G}$ ACTIVE			MIN	25	3.5	25
	$\bar{G}$ INACTIVE			MIN	10	5	25
th				MIN	5 $\uparrow$	0	5
tPLH		CLK	Q	MAX	27	6.7	40
tPHL				MAX	27	6.1	40

UNIT fmax : MHz, other : ns

- Typical maximum Count Frequency: 35MHz
- Buffered Outputs Reduce Possibility of Collector Commutation

Logic Diagram



FUNCTION TABLE

BCD COUNT SEQUENCE

COUNT	OUTPUTS			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

BI-QUINARY

COUNT	OUTPUTS			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	69	26	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.8	-0.4	-4	-4	-4	mA
I <sub>OL</sub>	MAX	16	8	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
f <sub>max</sub>	A	Q <sub>A</sub>	MIN	25	25	25	20	18
	B	Q <sub>B</sub>	MIN	20	12.5	25	20	18
t <sub>w</sub>	A		MIN	20	20	20	24	29
	B		MIN	25	40	20	24	29
	CLR H		MIN	20	20	20	15	20
t <sub>su</sub>			MIN	25	25	5	-	-
t <sub>PLH</sub>	A	Q <sub>A</sub>	MAX	20	20	30	53	60
			MAX	20	20	30	53	60
t <sub>PLH</sub>	A	Q <sub>C</sub>	MAX	60	60	72	-	126
			MAX	60	60	72	-	126
t <sub>PLH</sub>	B	Q <sub>B</sub>	MAX	21	21	33	56	65
			MAX	21	21	33	56	65
t <sub>PLH</sub>	B	Q <sub>C</sub>	MAX	39	39	46	74	83
			MAX	39	39	46	74	83
t <sub>PLH</sub>	B	Q <sub>D</sub>	MAX	21	21	33	54	63
			MAX	21	21	33	54	63
t <sub>PLH</sub>	CLR	Q	MAX	39	39	41	57	63

UNIT f<sub>max</sub> : MHz, other : ns


## DUAL 4-BIT BINARY COUNTERS

- Dual 4-Bit Binary Counter with Individual Clock
- All Have Direct Clear for Each 4-Bit Counter
- Typical maximum Count Frequency: 35MHz
- Buffered Outputs Reduce Possibility of Collector Commutation

FUNCTION TABLE

COUNT	INPUTS			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	64	26	0.08	0.16	0.16	-	0.02	mA
I <sub>DH</sub>	MAX	-0.8	-0.4	-4	-4	-4	-6	-12	mA
I <sub>OL</sub>	MAX	16	8	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
f <sub>max</sub>			MIN	25	25	25	20	18	35	75
t <sub>w</sub>	A		MIN	20	20	20	24	29	5	5
	B		MIN	25	40	20	24	29	5	5
	CLR H		MIN	20	20	20	24	24	5	5
t <sub>su</sub>			MIN	25	25	5	-	-	5	4
t <sub>PLH</sub>	A	QA	MAX	20	20	30	59	48	19	12
t <sub>PHL</sub>			MAX	20	20	30	59	48	19	12
t <sub>PLH</sub>	B	QD	MAX	60	60	72	86	93	26.5	16.5
t <sub>PHL</sub>			MAX	60	60	72	86	93	26.5	16.5
t <sub>PHL</sub>	CLR	Q	MAX	39	39	41	41	48	18	11.5

UNIT f<sub>max</sub>: MHz, other: ns

## CASCADABLE UNIVERSAL SHIFT REGISTERS

- 3-State Outputs
- Parallel-In, Parallel-Out Registers
- Low Power Dissipation: 75mW Typical (Enable)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT	TEMP	V <sub>CC</sub>	V <sub>EE</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	Q <sub>8</sub>	Q <sub>9</sub>	Q <sub>10</sub>	Q <sub>11</sub>	Q <sub>12</sub>	Q <sub>13</sub>	Q <sub>14</sub>	Q <sub>15</sub>
V <sub>CC</sub>	5.0	V	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
V <sub>EE</sub>	0	V		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I <sub>CC</sub>	10	mA	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I <sub>EE</sub>	0	mA	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I <sub>OL</sub>	10	mA	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I <sub>OH</sub>	0	mA	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SWITCHING CHARACTERISTICS

PARAMETER	UNIT	OUTPUT	INPUT	TEMP	V <sub>CC</sub>	V <sub>EE</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	Q <sub>8</sub>	Q <sub>9</sub>	Q <sub>10</sub>	Q <sub>11</sub>	Q <sub>12</sub>	Q <sub>13</sub>	Q <sub>14</sub>	Q <sub>15</sub>
t <sub>PLH</sub>	ns	A	A	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns	B	B	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns	C	C	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns	D	D	0°C to 70°C	5.0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				
t <sub>PLH</sub>	ns																				

FUNCTION TABLE

INPUTS					3-STATE OUTPUTS				CASCADE
CLEAR	LOAD/SHIFT CONTROL	CLOCK	SERIAL	PARALLEL A B C D	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	OUTPUT Q <sub>D</sub>
L	X	X	X	X X X X	L	L	L	L	L
H	H	X	X	X X X X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>D0</sub>
H	H	↓	X	a b c d	a	b	c	d	Q <sub>D0</sub>
H	L	H	X	X X X X	Q <sub>A0</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>D0</sub>
H	L	↓	H	X X X X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>D0</sub>
H	L	↓	L	X X X X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	34	mA
I <sub>OH</sub>	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	MAX	-2.6	mA
	Q <sub>D</sub>	MAX	-0.4	mA
I <sub>OL</sub>	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	MAX	24	mA
	Q <sub>D</sub>	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
fmax				MIN	30
tw				MIN	16
tsu	LD/SH			MIN	40
	OTHER			MIN	20
th				MIN	10
tPLH		CLK	Q	MAX	30
tPHL				MAX	30

UNIT f<sub>max</sub> : MHz, other : ns

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	34	mA
I <sub>OH</sub>	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	MAX	-2.6	mA
	Q <sub>D</sub>	MAX	-0.4	mA
I <sub>OL</sub>	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	MAX	24	mA
	Q <sub>D</sub>	MAX	8	mA

SWITCHING CHARACTERISTICS


TEST	TESTING METHOD	TESTING UNIT	TESTING RESULT	TESTING RESULT
1	TEST		TEST	TEST
2	TEST		TEST	TEST
3	TEST		TEST	TEST
4	TEST		TEST	TEST
5	TEST		TEST	TEST
6	TEST		TEST	TEST
7	TEST		TEST	TEST
8	TEST		TEST	TEST
9	TEST		TEST	TEST
10	TEST		TEST	TEST
11	TEST		TEST	TEST
12	TEST		TEST	TEST
13	TEST		TEST	TEST
14	TEST		TEST	TEST
15	TEST		TEST	TEST
16	TEST		TEST	TEST
17	TEST		TEST	TEST
18	TEST		TEST	TEST
19	TEST		TEST	TEST
20	TEST		TEST	TEST
21	TEST		TEST	TEST
22	TEST		TEST	TEST
23	TEST		TEST	TEST
24	TEST		TEST	TEST
25	TEST		TEST	TEST
26	TEST		TEST	TEST
27	TEST		TEST	TEST
28	TEST		TEST	TEST
29	TEST		TEST	TEST
30	TEST		TEST	TEST
31	TEST		TEST	TEST
32	TEST		TEST	TEST
33	TEST		TEST	TEST
34	TEST		TEST	TEST
35	TEST		TEST	TEST
36	TEST		TEST	TEST
37	TEST		TEST	TEST
38	TEST		TEST	TEST
39	TEST		TEST	TEST
40	TEST		TEST	TEST
41	TEST		TEST	TEST
42	TEST		TEST	TEST
43	TEST		TEST	TEST
44	TEST		TEST	TEST
45	TEST		TEST	TEST
46	TEST		TEST	TEST
47	TEST		TEST	TEST
48	TEST		TEST	TEST
49	TEST		TEST	TEST
50	TEST		TEST	TEST
51	TEST		TEST	TEST
52	TEST		TEST	TEST
53	TEST		TEST	TEST
54	TEST		TEST	TEST
55	TEST		TEST	TEST
56	TEST		TEST	TEST
57	TEST		TEST	TEST
58	TEST		TEST	TEST
59	TEST		TEST	TEST
60	TEST		TEST	TEST
61	TEST		TEST	TEST
62	TEST		TEST	TEST
63	TEST		TEST	TEST
64	TEST		TEST	TEST
65	TEST		TEST	TEST
66	TEST		TEST	TEST
67	TEST		TEST	TEST
68	TEST		TEST	TEST
69	TEST		TEST	TEST
70	TEST		TEST	TEST
71	TEST		TEST	TEST
72	TEST		TEST	TEST
73	TEST		TEST	TEST
74	TEST		TEST	TEST
75	TEST		TEST	TEST
76	TEST		TEST	TEST
77	TEST		TEST	TEST
78	TEST		TEST	TEST
79	TEST		TEST	TEST
80	TEST		TEST	TEST
81	TEST		TEST	TEST
82	TEST		TEST	TEST
83	TEST		TEST	TEST
84	TEST		TEST	TEST
85	TEST		TEST	TEST
86	TEST		TEST	TEST
87	TEST		TEST	TEST
88	TEST		TEST	TEST
89	TEST		TEST	TEST
90	TEST		TEST	TEST
91	TEST		TEST	TEST
92	TEST		TEST	TEST
93	TEST		TEST	TEST
94	TEST		TEST	TEST
95	TEST		TEST	TEST
96	TEST		TEST	TEST
97	TEST		TEST	TEST
98	TEST		TEST	TEST
99	TEST		TEST	TEST
100	TEST		TEST	TEST

FUNCTION TABLE

INPUTS					OUTPUT
WORD SELECT	CLOCK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	↑	A <sub>0</sub>	B <sub>0</sub>	C <sub>0</sub>	D <sub>0</sub>
H	↑	A <sub>n</sub>	B <sub>n</sub>	C <sub>n</sub>	D <sub>n</sub>



## Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS			
WORD SELECT	CLOCK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	↑	A1	B1	C1	D1
H	↑	A2	B2	C2	D2
X	L	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	13	mA
I <sub>OH</sub>	MAX	-0.4	mA
I <sub>OL</sub>	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t <sub>w</sub>			MIN	20
t <sub>su</sub>	DATA		MIN	25
	WORD SELECT		MIN	45
t <sub>h</sub>	DATA		MIN	0
	WORD SELECT		MIN	0
t <sub>PLH</sub>	CLK	Q	MAX	27
t <sub>PHL</sub>			MAX	32

UNIT: ns

# Logic Diagram



## FUNCTION TABLE

CLR	INPUTS		OUTPUTS	
	A	B	Q	Q̄
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	↑	↓
H	↓	H	↓	↑

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	20	0.16	0.16	mA
I <sub>OH</sub>	MAX	-0.4	-4	-4	mA
I <sub>OL</sub>	MAX	8	4	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
t <sub>w</sub>			MIN	40	30	30
t <sub>PLH</sub>	A	Q	MAX	33	90	-
	B			44	90	-
t <sub>PHL</sub>	A	Q̄	MAX	45	96	-
	B			56	96	-
t <sub>PLH</sub>	CLR	Q	MAX	27	65	-
		Q̄	MAX	45	65	-

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS						TRANSFERS
CS	S1	S0	GA	GB	GC	BUSES
H	X	X	X	X	X	None
X	H	H	X	X	X	None
X	X	X	H	H	H	None
X	L	L	X	H	H	None
X	L	H	H	X	H	None
X	H	L	H	H	X	None
L	L	L	X	L	L	A → B, A → C
L	L	H	L	X	L	B → C, B → A
L	H	L	L	L	X	C → A, C → B
L	L	L	X	L	H	A → B
L	L	H	H	X	L	B → C
L	H	L	L	H	X	C → A
L	L	L	X	H	L	A → C
L	L	H	L	X	H	B → A
L	H	L	H	L	X	C → B

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	95	mA
I <sub>OH</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t <sub>PLH</sub>	A	B or C	MAX	14
	B	A or C		
	C	A or B		
t <sub>PHL</sub>	A	B or C	MAX	20
	B	A or C		
	C	A or B		
t <sub>PZL</sub>	Any $\overline{G}$	A, B, C	MAX	33
	S0, S1			42
	$\overline{CS}$			36
t <sub>PZH</sub>	$\overline{G}$ , S, $\overline{CS}$	A, B, C	MAX	32
t <sub>PLZ</sub>	$\overline{G}$ , S, $\overline{CS}$	A, B, C	MAX	35
t <sub>PHZ</sub>	$\overline{G}$ , S, $\overline{CS}$	A, B, C	MAX	25

UNIT:ns



## OCTAL BUFFERS 3-STATE OUTPUTS



FUNCTION TABLE

INPUTS	OUTPUT		
	A	B	C
0-0-0	0	0	0
0-0-1	0	0	1
0-1-0	0	1	0
0-1-1	0	1	1
1-0-0	1	0	0
1-0-1	1	0	1
1-1-0	1	1	0
1-1-1	1	1	1

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
V <sub>CC</sub>	MAX	V
V <sub>EE</sub>	MIN	V
I <sub>CC</sub>	MAX	mA

† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	UNIT
t <sub>PLH</sub>	A	0 to 1	ns
	B	0 to 1	ns
	C	0 to 1	ns
	A	1 to 0	ns
t <sub>PHL</sub>	A	1 to 0	ns
	B	1 to 0	ns
	C	1 to 0	ns
	A	0 to 1	ns
t <sub>PLZ</sub>	A	0 to Z	ns
	B	0 to Z	ns
	C	0 to Z	ns
	A	Z to 0	ns
t <sub>PHZ</sub>	A	Z to 0	ns
	B	Z to 0	ns
	C	Z to 0	ns
	A	0 to Z	ns

UNIT: ns


# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	UNIT
I <sub>CC</sub>	MAX	37	33	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS
t <sub>PLH</sub>	A	Y	MAX	15	13
t <sub>PHL</sub>				18	12
t <sub>PZH</sub>	$\bar{G}$	Y	MAX	40	23
t <sub>PZL</sub>				45	25
t <sub>PHZ</sub>	$\bar{G}$	Y	MAX	40	10
t <sub>PLZ</sub>				45	18


UNIT:ns



## 8-BIT IDENTITY COMPARATOR

- Open-Collector Outputs
- 20-k $\Omega$  Pullup Resistors on Q Inputs

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	P = Q
P = Q	L	H
P > Q	L	L
P < Q	L	L
X	H	L


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CC</sub>	MAX	17	mA
I <sub>OL</sub>	MAX	24	mA
V <sub>OH</sub>	MAX	5.5	V

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	P or Q	P = Q	MAX	33
t <sub>PHL</sub>				15
t <sub>PLH</sub>	$\overline{G}$	P = Q	MAX	33
t <sub>PHL</sub>				15

UNIT: ns





# Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
$V_{CC}$	MAX	V
$V_{CC}$	MIN	V
$V_{CC}$	MAX	V

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT
$t_{PLH}$	$Q = 1$	$Q = 1$
$t_{PHL}$	$Q = 1$	$Q = 0$
$t_{PLZ}$	$Q = 1$	$Q = Z$
$t_{PHZ}$	$Q = 1$	$Q = Z$


# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	F	AC 11	UNIT
I <sub>CC</sub>	MAX	19	32	8	mA
I <sub>OH</sub>	MAX	-2.6	-1	-24	mA
I <sub>OL</sub>	MAX	24	20	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	F	AC 11
t <sub>PLH</sub>	P or Q	$\overline{P = Q}$	MAX	12	8.7	12.6
t <sub>PHL</sub>				20	10.3	11.3
t <sub>PLH</sub>	$\overline{OE}$	$\overline{P = Q}$	MAX	12	6.4	7.4
t <sub>PHL</sub>				22	10.4	7.9

UNIT: ns




## 8-BIT IDENTITY COMPARATOR

- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUT	DATA	Q
0	0	0
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$P = \overline{Q}$
$P = Q$	L	L
$P > Q$	L	H
$P < Q$	L	H
X	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	F	AC 11	UNIT
$I_{CC}$	MAX	19	32	0.08	mA
$I_{OH}$	MAX	-2.6	-1	-24	mA
$I_{OL}$	MAX	24	20	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	F	AC 11
$t_{PLH}$	P or Q	$\overline{P = Q}$	MAX	12	11	13
$t_{PHL}$				20	11	11.4
$t_{PLH}$	$\overline{G}$	$\overline{P = Q}$	MAX	12	7.5	7.9
$t_{PHL}$				22	10	8.1

UNIT: ns

PARAMETER	MAX or MIN	ALS	F	AC 11	UNIT
$t_{PLH}$	MAX	12	11	13	ns
$t_{PHL}$	MAX	20	11	11.4	ns
$t_{PLH}$	MAX	12	7.5	7.9	ns
$t_{PHL}$	MAX	22	10	8.1	ns

FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$P = \overline{Q}$
$P = Q$	L	L
$P > Q$	L	H
$P < Q$	L	H
X	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	F	AC 11	UNIT
$I_{CC}$	MAX	19	32	0.08	mA
$I_{OH}$	MAX	-2.6	-1	-24	mA
$I_{OL}$	MAX	24	20	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	F	AC 11
$t_{PLH}$	P or Q	$\overline{P = Q}$	MAX	12	11	13
$t_{PHL}$				20	11	11.4
$t_{PLH}$	$\overline{G}$	$\overline{P = Q}$	MAX	12	7.5	7.9
$t_{PHL}$				22	10	8.1

- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OC}$	ENABLE C	D	$\overline{Q}$
L	H	H	L
L	H	L	H
L	L	X	$\overline{Q_0}$
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	ACT 11	SN74 ACT	UNIT
$I_{CC}$	MAX	28	110	0.08	0.16	0.08	0.16	30	0.08	0.04	0.08	0.04	mA
$I_{OH}$	MAX	-2.6	-15	-6	-6	-6	-6	-32	-24	-24	-24	-24	mA
$I_{OL}$	MAX	24	48	6	6	6	6	64	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	ACT 11	SN74 ACT
$t_W$			MIN	15	2	20	24	25	24	3.3	4	5	5	6
$t_{SU}$			MIN	15	2	13	15	13	15	2.1	3.5	4.5	3.5	4
$t_H$			MIN	7	3	5	11	5	12	2.1	2	1	3.5	2.5
$t_{PLH}$	D	$\overline{Q}$	MAX	19	7.5	38	50	44	51	6.4	9.8	11	11.3	11.5
$t_{PHL}$				13	7	38	50	44	51	6.6	8	10.5	9.5	11
$t_{PLH}$	LE (CD74: LE)	$\overline{Q}$	MAX	23	9	44	53	44	57	7.3	11.3	11.5	13	11.5
$t_{PHL}$				18	8	44	53	44	57	7.3	10.3	11	12.2	11.5
$t_{PZH}$	$\overline{OE}$	$\overline{Q}$	MAX	17	6.5	38	45	44	53	5.7	10.8	10.5	12.5	11
$t_{PZL}$				18	9.5	38	45	44	53	6.7	9.7	10.5	12	11
$t_{PHZ}$	$\overline{OE}$	$\overline{Q}$	MAX	10	6.5	38	45	44	45	6.9	11.4	11	12.8	11
$t_{PLZ}$				16	7	38	45	44	45	6.5	8.9	11	10.3	11


UNIT: ns

Logic Diagram



Functionally Equivalent to '374

- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



FUNCTION TABLE

INPUTS			OUTPUT
OC	CLK	D	Q
L	↑	H	L
L	↑	L	H
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	UNIT
I <sub>CC</sub>	MAX	31	128	0.08	0.16	0.08	0.16	30	0.08	0.04	0.16	0.08	0.04	mA
I <sub>OH</sub>	MAX	-2.6	-15	-6	-6	-6	-6	-32	-24	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	48	6	6	6	6	64	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	CD74 AC
f <sub>max</sub>			MIN	35	125	25	20	25	16	125	75	140	125
t <sub>w</sub>	CLK "H"		MIN	14	4	20	24	20	30	3.5	6.5	4	4
	CLK "L"		MIN	14	3	20	24	20	30	3.5	6.5	4	4
t <sub>su</sub>			MIN	10	2	25	18	25	30	1.6	3.5	4	2
t <sub>h</sub>			MIN	0	2	5	5	5	5	2	4.5	1.5	2
t <sub>PLH</sub>	CLK (CD74: CP)	Q	MAX	12	8	45	50	45	53	6.7	11.7	12	11.3
t <sub>PHL</sub>		Q	MAX	16	9	45	50	45	53	7.6	12.1	11	11.3
t <sub>PZH</sub>	OE	Q	MAX	17	6	38	45	37	53	5	10.4	11.5	14.5
t <sub>PZL</sub>		Q	MAX	18	10	38	45	37	53	6.8	10.4	11.5	14.5
t <sub>PHZ</sub>	OE	Q	MAX	10	6	38	45	37	45	7.3	11.6	12.5	14.5
t <sub>PLZ</sub>		Q	MAX	14	6	38	45	37	45	6.5	9.2	11	14.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	ACT 11	SN74 ACT
f <sub>max</sub>			MIN	55	120
t <sub>w</sub>	CLK "H"		MIN	9	3.5
	CLK "L"		MIN	9	3.5
t <sub>su</sub>			MIN	3	4
t <sub>h</sub>			MIN	5.5	1.5
t <sub>PLH</sub>	CLK (CD74: CP)	Q	MAX	14.5	12.5
t <sub>PHL</sub>		Q	MAX	15	12
t <sub>PZH</sub>	OE	Q	MAX	13.3	12.5
t <sub>PZL</sub>		Q	MAX	13.5	11.5
t <sub>PHZ</sub>	OE	Q	MAX	13.5	13.5
t <sub>PLZ</sub>		Q	MAX	12	10.5

UNIT f<sub>max</sub>: MHz, other: ns

# OCTAL BUFFERS AND LINE DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Schmitt-Triggered Inputs (SN74LS540)

## Logic Diagram



To Seven Other Channels

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS A-1	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC	AHCT	UNIT
I <sub>CC</sub>	MAX	52	22	22	0.08	0.16	0.08	0.16	71	30	5	0.16	0.16	0.04	0.04	mA
I <sub>OH</sub>	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	-24	-24	-8	-8	mA
I <sub>OL</sub>	MAX	24	24	48	6	6	6	6	64	64	64	24	24	8	8	mA

PARAMETER	MAX or MIN	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	-8	-16	-24	mA
I <sub>OL</sub>	MAX	8	16	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS A-1	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V
t <sub>PLH</sub>	A	Y (CD74: $\bar{Y}$ )	MAX	15	12	12	25	33	25	36	6.9	4.8	3.8
t <sub>PHL</sub>	A	Y (CD74: $\bar{Y}$ )	MAX	15	9	9	25	33	25	36	4	4.8	3.8
t <sub>PHZ</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	25	15	15	38	48	38	53	10.1	5.9	5.2
t <sub>PZL</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	38	20	20	38	48	38	53	11.3	6.4	5.3
t <sub>PHZ</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	25	10	10	38	48	38	53	9	7.3	5.6
t <sub>PLZ</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	18	12	12	38	48	38	53	8.5	6.2	5


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub>	A	Y (CD74: $\bar{Y}$ )	MAX	68	7.2	8	10	12	8	5.3
t <sub>PHL</sub>	A	Y (CD74: $\bar{Y}$ )	MAX	68	7.2	8	10	12	8	5.3
t <sub>PHZ</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	12	13.4	10.5	12	16	10.5	6.6
t <sub>PZL</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	12	13.4	10.5	12	16	10.5	6.6
t <sub>PHZ</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	12	13.4	10	12	17.5	10	7.4
t <sub>PLZ</sub>	$\overline{OE}$	Y (CD74: $\bar{Y}$ )	MAX	12	13.4	10	12	17.5	10	7.4

UNIT: ns

# OCTAL BUFFERS AND LINE DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Schmitt-Triggered Inputs (SN74LS541)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS A-1	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC	UNIT
ICC	MAX	55	25	25	75	0.08	0.16	0.08	0.16	72	30	5	0.16	0.16	0.04	mA
I <sub>OH</sub>	MAX	-15	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	-24	-24	-8	mA
I <sub>OL</sub>	MAX	24	24	48	64	6	6	6	6	64	64	64	24	24	8	mA

PARAMETER	MAX or MIN	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
ICC	MAX	0.04	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	-8	-8	-16	-24	mA
I <sub>OL</sub>	MAX	8	8	16	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS A-1	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT
t <sub>PLH</sub>	A	Y	MAX	15	14	14	6	29	35	29	42	6	3.6
t <sub>PHL</sub>				18	10	10	6	29	35	29	42	8.2	3.9
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	32	15	15	9.5	38	48	38	53	10.7	4
t <sub>PZL</sub>				38	20	20	9.5	38	48	38	53	11.5	5.9
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	29	10	10	6.5	38	48	38	53	8.6	5.8
t <sub>PLZ</sub>				18	12	12	6	38	48	38	53	8.6	4.4

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
t <sub>PLH</sub>	A	Y	MAX	3.5	7.8	8.2	8	9.5	12	8	5.1
t <sub>PHL</sub>				3.5	7.8	8.2	8	9.5	12	8	5.1
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	5.2	12	13.4	10.5	12	16	10.5	7
t <sub>PZL</sub>				5.3	12	13.4	10.5	12	16	10.5	7
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	5.6	12	13.4	10	12	17.5	10	7
t <sub>PLZ</sub>				5	12	13.4	10	12	17.5	10	7

UNIT: ns



# Logic Diagram



PARAMETER	UNIT	OUTPUT	INPUT	MAX. to MAX.	MIN.
$t_{PLH}$	ns	Y	A	MAX	MIN
$t_{PLZ}$	ns	Y	A	MAX	MIN
$t_{PHL}$	ns	Y	A	MAX	MIN
$t_{PHZ}$	ns	Y	A	MAX	MIN
$t_{SLH}$	ns	Y	A	MAX	MIN
$t_{SLZ}$	ns	Y	A	MAX	MIN
$t_{SHL}$	ns	Y	A	MAX	MIN
$t_{SHZ}$	ns	Y	A	MAX	MIN

PARAMETER	UNIT	OUTPUT	INPUT	MAX. to MAX.	MIN.
$t_{PLH}$	ns	Y	A	MAX	MIN
$t_{PLZ}$	ns	Y	A	MAX	MIN
$t_{PHL}$	ns	Y	A	MAX	MIN
$t_{PHZ}$	ns	Y	A	MAX	MIN
$t_{SLH}$	ns	Y	A	MAX	MIN
$t_{SLZ}$	ns	Y	A	MAX	MIN
$t_{SHL}$	ns	Y	A	MAX	MIN
$t_{SHZ}$	ns	Y	A	MAX	MIN

FUNCTION TABLE†

INPUTS				OUTPUT
CEAB	LEAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	F	SN74 BCT	ABT	LVTH 3V	ACT 11	LVC 3V	UNIT
ICCH	MAX	100	8	0.25	0.19	0.08	0.01	mA
ICCL	MAX	125	71	30	5	0.08	0.01	mA
ICCZ	MAX	125	15	0.25	0.19	0.08	0.01	mA
IOH	A	MAX	-3	-15	-32	-32	-24	mA
	B	MAX	-15	-15	-32	-32	-24	mA
IOL	A	MAX	24	64	64	64	24	mA
	B	MAX	64	64	64	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	F	SN74 BCT	ABT	LVTH 3V	ACT 11	LVC 3V
t <sub>w</sub>			MIN	5	7	3.5	3.3	4	3.3
tsu	LE ↑ before "H"	"H"	MIN	3.5	4.5	3.5	0.4	2.5	1.6
	LE ↑ before "L"	"L"		3.5	4.5	3	1	2.5	1.6
	CE ↑ before "H"	"H"		-	-	3.5	0.2	3	1.6
	CE ↑ before "L"	"L"		-	-	3	0.7	3	1.6
th	LE ↑ after "H"	"H"	MIN	3.5	1.5	0.5	1.5	2	2.1
	LE ↑ after "L"	"L"		3.5	1.5	0.5	1.3	2	2.1
	CE ↑ after "H"	"H"		-	-	0.5	1.6	1.5	2.1
	CE ↑ after "L"	"L"		-	-	0.5	1.4	1.5	2.1
tPLH	A or B	B or A	MAX	8.5	8.8	6.9	3.7	10.2	7
tPHL				7.5	9.6	6.9	3.7	12.1	7
tPLH	LEBA	A	MAX	12.5	12.9	6.6	4.7	11.2	8.5
tPHL				12.5	12.7	7.1	4.7	13.2	8.5
tPLH	LEAB	B	MAX	12.5	12.9	6.6	4.7	11.2	8.5
tPHL				12.5	12.7	7.1	4.7	13.2	8.5
tPDH	OE	A or B	MAX	10	10.7	6.4	4.9	11.5	7.7
tPZL				12	12.3	7.5	4.9	15.3	7.7
tPHZ	OE	A or B	MAX	9	8.1	8.4	5.3	10.4	7
tPLZ				8.5	7.2	8	5.3	10.5	7
tPDH	CE	A or B	MAX	10	12	6.4	5.3	12.2	8
tPZL				12	13.5	7.5	5.3	16	8
tPHZ	CE	A or B	MAX	9	8.5	8.4	5.4	11	7
tPLZ				8.5	7.6	8	5.4	11.1	7


UNIT: ns

## SYNCHRONOUS 4-BIT COUNTER

- 3-State Outputs
- Choice of Asynchronous or Synchronous Clearing and Loading
- Internal Look-Ahead Circuitry for Fast Cascading

FUNCTION	MODE			
	A	B	C	D
0	X	X	X	X
1	X	X	X	X
2	X	X	X	X
3	X	X	X	X
4	X	X	X	X
5	X	X	X	X
6	X	X	X	X
7	X	X	X	X

Logic Diagram



FUNCTION TABLE

INPUTS							OPERATION
OE	ACL	ALOAD	SCLR	SLOAD	ENT	ENP	
H	X	X	X	X	X	X	Q outputs disabled
L	L	X	X	X	X	X	Asynchronous clear
L	H	H	L	X	X	X	Asynchronous load
L	H	H	L	X	X	↑	Synchronous clear
L	H	H	H	L	X	X	Synchronous load
L	H	H	H	H	H	H	Count
L	H	H	H	H	L	X	Inhibit counting
L	H	H	H	H	X	L	Inhibit counting

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I <sub>CC</sub>		MAX	36	mA
I <sub>OH</sub>	OUTPUT Q	MAX	-2.6	mA
	CCO & RCO	MAX	-0.4	mA
I <sub>OL</sub>	OUTPUT Q	MAX	24	mA
	CCO & RCO	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS
fmax				MIN	30
tw	CLK "H"			MIN	16.5
	CLK "L"				16.5
tsu	ENP or ENT	H		MIN	20
		L			20
	A, B, C, D		20		
	SCLR	L			15
		H			30
	SLOAD	L			15
		H			30
	th				MIN
tPLH		CLK	Q	MAX	12
tPHL					18
tPLH		CLK	RCO	MAX	29
tPHL					24
tPLH		ALOAD	Q	MAX	35
tPHL					23
tPLH		ALOAD	CCO	MAX	55
tPHL					33
tPLH		ENT	RCO	MAX	16
tPHL					14
tPHL		ACLK	Q	MAX	22

UNIT f<sub>max</sub> : MHz, other : ns

# OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

FUNCTION TABLE

INPUTS			OUTPUT Q
OE	ENABLE LE	D	
L	H	H	L
L	H	L	H
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 ACT	UNIT
I <sub>CC</sub>	MAX	29	0.08	0.16	0.08	0.16	0.08	0.16	0.04	mA
I <sub>OH</sub>	MAX	-2.6	-6	-6	-6	-6	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	6	6	6	6	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 ACT
t <sub>w</sub>			MIN	15	20	24	25	24	5	4	3
t <sub>su</sub>				10	13	15	13	15	2.5	2	4.5
t <sub>h</sub>				10	5	4	10	5	2	3	0
t <sub>PLH</sub>	D	$\bar{Q}$	MAX	18	44	45	44	45	11.5	10.5	12.5
t <sub>PHL</sub>				14	44	45	44	45	11	10.5	11
t <sub>PLH</sub>	LE (CD74: LE)	$\bar{Q}$	MAX	22	44	50	44	53	11	12	11.5
t <sub>PHL</sub>				21	44	50	44	53	9.5	12	10.5
t <sub>PZH</sub>	$\bar{OE}$	$\bar{Q}$	MAX	18	38	45	44	53	10	10.5	10
t <sub>PZL</sub>				18	38	45	44	53	9.5	10.5	9.5
t <sub>PHZ</sub>	$\bar{OE}$	$\bar{Q}$	MAX	10	38	45	44	53	12	11.5	11.5
t <sub>PLZ</sub>				15	38	45	44	53	9	11.5	8.5

UNIT: ns

Logic Diagram




To Seven Other Channels

# OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

## Logic Diagram



## FUNCTION TABLE

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	L
L	↑	L	H
L	L	X	Q <sub>0</sub>
H	X	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	SN74 ACT	UNIT
I <sub>CC</sub>	MAX	30	0.08	0.16	0.08	0.16	0.04	0.04	mA
I <sub>OH</sub>	MAX	-2.6	-6	-6	-6	-6	-24	-24	mA
I <sub>OL</sub>	MAX	24	6	6	6	6	24	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	SN74 ACT
f <sub>max</sub>			MIN	30	25	20	25	16	85	75
t <sub>w</sub>	CLK "H"		MIN	14	20	24	20	30	5	3.5
	CLK "L"			14	20	24	20	30	5	3.5
t <sub>su</sub>	CLK ↑			15	25	18	25	30	2.5	3
t <sub>h</sub>	CLK ↑			0	5	5	5	3	2	1
t <sub>PLH</sub>	CLK	Q	MAX	14	45	50	45	53	11.5	11.5
t <sub>PHL</sub>				14	45	50	45	53	10.5	10.5
t <sub>PZH</sub>	OE	Q	MAX	18	38	45	38	53	9.5	9.5
t <sub>PZL</sub>				18	38	45	38	53	9.5	9.5
t <sub>PHZ</sub>	OE	Q	MAX	10	38	41	38	45	11.5	11.5
t <sub>PLZ</sub>				15	38	41	38	45	9	8.5

UNIT f<sub>max</sub> : MHz, other : ns

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

- 3-State Q Outputs Drive Bus Lines Directly
- Fully Synchronous Clear, Count, and Load
- Asynchronous Clear Is Also Provided
- Fully Cascadable

Logic Diagram



FUNCTION TABLE

INPUTS								OPERATION
OE	ACLR	SCLR	LOAD	ENT	ENP	U/D	CLK	
H	X	X	X	X	X	X	X	Q outputs disabled
L	L	X	X	X	X	X	X	Asynchronous clear
L	H	L	X	X	X	X	↑	Synchronous clear
L	H	H	L	X	X	X	↑	Load
L	H	H	H	L	L	L	↑	Count up
L	H	H	H	H	X	X	X	Count down
L	H	H	H	X	H	X	X	Inhibit count
L	H	H	H	X	H	X	X	Inhibit count

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
ICC		MAX	32	mA
IOH	OUTPUT Q	MAX	-2.6	mA
	CCO & RCO		-0.4	mA
IOL	OUTPUT Q	MAX	24	mA
	CCO & RCO		8	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS
fmax				MIN	30
tw	ACLR, LOAD			MIN	15
	CLK "H"			MIN	16.5
	CLK "L"				16.5
tsu	Data at A, B, C, D				20
	ENP, ENT	High			30
		Low			20
	SCLR	High		MIN	15
		Low			30
	LOAD	High			15
		Low			30
	UD				30
th				MIN	10
					0
tPLH		CLK	ANY Q	MAX	13
tPHL					16
tPLH		CLK	RCO	MAX	28
tPHL					19
tPLH		ENT	RCO	MAX	15
tPHL					13
tPHL		ACLR	Q	MAX	20
tPZH		OE	Q	MAX	18
tPZL					24
tPHZ		OE	Q	MAX	10
tPLZ					13

UNIT fmax : MHz, other : ns

0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5	2.0	3.0	5.0	10	20	50	100	200	500	1000
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.2	1.5										



# OCTAL D-TYPE TRANSPARENT LATCHES

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

FUNCTION TABLE

INPUTS			OUTPUT Q
OE	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC	CD74 AC	SN74 ACT	UNIT
I <sub>CC</sub>	MAX	27	106	55	0.08	0.16	0.08	0.16	62	30	5	0.04	0.16	0.04	mA
I <sub>OH</sub>	MAX	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-32	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	48	24	6	6	6	6	64	64	64	24	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.16	0.04	0.04	-	0.02	0.01	mA
I <sub>OH</sub>	MAX	-24	-8	-8	-8	-16	-24	mA
I <sub>OL</sub>	MAX	24	8	8	8	16	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V
t <sub>w</sub>	LE			10	4.5	6	20	24	25	24	4	3.3	3.3
t <sub>su</sub>	LE ↓		MIN	10	2	2	13	15	13	20	1	1.9	0.7
t <sub>h</sub>	LE ↓			7	3	3	5	12	5	15	4	1.8	1.5
t <sub>PLH</sub>		D	Q	14	8	8	44	53	44	53	8.4	5.9	3.9
t <sub>PHL</sub>				14	7	6	44	53	44	53	9.6	6.2	3.9
t <sub>PLH</sub>		LE	Q	20	13	13	44	53	44	53	8.1	6.6	4.2
t <sub>PHL</sub>				19	7.5	8	44	53	44	53	7.8	7.2	4.2
t <sub>PZH</sub>		OE	Q	18	6.5	12	38	45	44	53	10.4	5.2	5.1
t <sub>PZL</sub>				18	9.5	8.5	38	45	44	53	11	6.7	5.1
t <sub>PHZ</sub>		OE	Q	10	6.5	7.5	38	45	44	53	6	7.1	4.9
t <sub>PLZ</sub>				15	7	6	38	45	44	53	6	6.5	4.6

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	LV 5V	LV 3V	LVC 3V
t <sub>w</sub>	LE			5	4	4	4	5	5	5	5	3.3
t <sub>su</sub>	LE ↓		MIN	3.5	2	3.5	2	3.5	3.5	3.5	3.5	2
t <sub>h</sub>	LE ↓			2	3	0	3	1.5	1.5	1.5	1.5	1.5
t <sub>PLH</sub>		D	Q	11.5	8.5	12	10.4	10	7.5	10	16.5	6.9
t <sub>PHL</sub>				11	8.5	12	10.4	10	10	10	16.5	6.9
t <sub>PLH</sub>		LE (CD74AC/ACT: LE)	Q	11	12	12	12.5	11	8.5	11	17.5	7.7
t <sub>PHL</sub>				10	12	10.5	12.5	11	10	11	17.5	7.7
t <sub>PZH</sub>		OE	Q	10	10.5	11	13.5	11	8	11	17	7.5
t <sub>PZL</sub>				9.5	10.5	10.5	13.5	11	11	11	17	7.5
t <sub>PHZ</sub>		OE	Q	12	11.5	12.5	12.5	11	12	11	16.5	6.5
t <sub>PLZ</sub>				9	11.5	9.5	12.5	11	10.5	11	16.5	6.5

UNIT: ns

Logic Diagram




# OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Noninverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

FUNCTION TABLE

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC	CD74 AC	SN74 ACT	UNIT
I <sub>CC</sub>	MAX	28	134	86	0.08	0.16	0.08	0.16	62	30	5	0.04	0.16	0.04	mA
I <sub>DH</sub>	MAX	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	48	24	6	6	6	6	64	64	24	24	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.16	0.04	0.04	-	0.02	0.01	mA
I <sub>DH</sub>	MAX	-24	-8	-8	-8	-16	-24	mA
I <sub>OL</sub>	MAX	24	8	8	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V
f <sub>max</sub>			MIN	35	125	100	24	20	24	20	77	150	150
t <sub>w</sub>			MIN	14	5.5	7	20	24	20	24	6.5	3.3	3.3
t <sub>SU</sub>			MIN	15	5.5	2	25	18	25	18	6	1.5	2
t <sub>H</sub>			MIN	0	0	2	5	5	5	5	0	1.8	0.3
t <sub>PLH</sub>	CLK	Q	MAX	14	8	10	45	50	45	50	10	6.8	4.5
t <sub>PHL</sub>				14	9	10	45	50	45	50	8.9	7.1	4.5
t <sub>PZH</sub>	OE	Q	MAX	18	6	12.5	38	45	38	45	10.4	5.1	4.8
t <sub>PZL</sub>				18	10	8.5	38	45	38	45	10.9	6.7	4.8
t <sub>PHZ</sub>	OE	Q	MAX	10	6	8	38	41	38	42	7.5	7	4.8
t <sub>PLZ</sub>				12	6	6.5	38	41	38	42	6.4	6.5	4.4


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
f <sub>max</sub>			MIN	85	125	85	110	75	75	45	75	100
t <sub>w</sub>			MIN	5	4	4	4.5	5	5.5	5	5	3.3
t <sub>SU</sub>			MIN	2	2	2.5	2	3	3.5	3.5	3.5	2
t <sub>H</sub>			MIN	1.5	2	0	3	1.5	1.5	1.5	1.5	1.5
t <sub>PLH</sub>	CLK	Q	MAX	11	10.8	12	11.2	12	12	19	12	7
t <sub>PHL</sub>				9.5	10.8	11	11.2	12	12	19	12	7
t <sub>PZH</sub>	OE	Q	MAX	9	14.5	10	14.5	12.5	12.5	18.5	12.5	7.5
t <sub>PZL</sub>				9	14.5	10	14.5	12.5	12.5	18.5	12.5	7.5
t <sub>PHZ</sub>	OE	Q	MAX	10.5	14.5	11.5	14.5	11.5	11.5	17	11.5	6.4
t <sub>PLZ</sub>				8.5	14.5	9	14.5	11.5	11.5	17	11.5	6.4

UNIT f<sub>max</sub> : MHz, other : ns

# OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Noninverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Synchronous Clear

## Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	CLR	CLK	D	Q
L	L	↑	X	L
L	H	↑	H	L
L	H	↑	L	L
L	H	L	X	Q <sub>0</sub>
H	X	X	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	30	142	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	48	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	30	90
t <sub>w</sub>	CLK H			16.5	5.5
	CLK L				5.5
t <sub>su</sub>	DATA		MIN	15	5.5
	CLR L				8.5
t <sub>h</sub>	DATA			0	3
	CLR				0
t <sub>PLH</sub>	CLK	Q	MAX	14	8
t <sub>PHL</sub>		Q		14	9
t <sub>PZH</sub>	OC	Q	MAX	18	6
t <sub>PZL</sub>		Q		18	10
t <sub>PHZ</sub>	OC	Q	MAX	10	6
t <sub>PLZ</sub>		Q		13	6

UNIT: f<sub>max</sub>: MHz, other: ns

# OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Functionally Equivalent to '576, Except for Having Inverted Outputs

## Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	L
L	↑	L	H
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	30	135	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	48	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	30	125
t <sub>w</sub>	H		MIN	16.5	4
	L			2	
t <sub>su</sub>	DATA		MIN	15	2
	DATA			0	2
t <sub>PLH</sub>	CLK	Q	MAX	14	8
t <sub>PHL</sub>	CLK	Q	MAX	14	9
t <sub>PZH</sub>	OE	Q	MAX	18	6
t <sub>PZL</sub>	OE	Q	MAX	18	10
t <sub>PHZ</sub>	OE	Q	MAX	10	6
t <sub>PLZ</sub>	OE	Q	MAX	15	6

UNIT f<sub>max</sub> : MHz, other : ns

577

- Bus-Structured Pinout
- Synchronous Clear



FUNCTION TABLE

OE	INPUTS			OUTPUT
	CLR	CLK	D	Q
L	L	↑	X	H
L	H	↑	H	L
L	H	↑	L	H
L	H	L	X	Q <sub>0</sub>
H	X	X	X	Z

FUNCTION TABLE

Q	INPUTS			Q
	D	CLK	OE	
L	H	↑	L	L
H	L	↑	L	L
L	X	L	L	L
X	X	X	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	30	142	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	48	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
A <sub>0</sub>	MAX	30	142	mA
A <sub>0</sub>	MAX	-2.6	-15	mA
A <sub>0</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	30	125
t <sub>w</sub>				16.5	4
t <sub>su</sub>	DATA		MIN	15	2
t <sub>h</sub>	CLR			0	2
t <sub>PLH</sub>				14	8
t <sub>PHL</sub>	CLK	Q	MAX	14	9
t <sub>PZH</sub>				18	6
t <sub>PZL</sub>	OE	Q	MAX	18	10
t <sub>PHZ</sub>				10	6
t <sub>PLZ</sub>	OE	Q	MAX	15	6

UNIT f<sub>max</sub> : MHz, other : ns

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	30	125
t <sub>w</sub>				16.5	4
t <sub>su</sub>	DATA		MIN	15	2
t <sub>h</sub>	DATA			0	2
t <sub>PLH</sub>				14	8
t <sub>PHL</sub>	CLK	Q	MAX	14	9
t <sub>PZH</sub>				18	6
t <sub>PZL</sub>	OE	Q	MAX	18	10
t <sub>PHZ</sub>				10	6
t <sub>PLZ</sub>	OE	Q	MAX	15	6

UNIT f<sub>max</sub> : MHz, other : ns

# OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Inverting-Logic Outputs
- Bus-Structured Pinout

FUNCTION TABLE

OE	INPUTS ENABLE		D	OUTPUT Q
	LE			
L	H	H	L	L
L	H	L	L	H
L	L	X	X	$\bar{Q}_0$
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
$I_{CC}$	MAX	29	115	mA
$I_{OH}$	MAX	-2.6	-15	mA
$I_{OL}$	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
$t_w$	C			15	2
$t_{su}$	C ↓		MIN	10	2
$t_h$	C ↓			10	3
$t_{PLH}$	D	$\bar{Q}$	MAX	18	7.5
$t_{PHL}$				14	7
$t_{PLH}$	LE	$\bar{Q}$	MAX	22	9
$t_{PHL}$				21	8
$t_{PZH}$	$\bar{OE}$	$\bar{Q}$	MAX	18	6.5
$t_{PZL}$				18	9.5
$t_{PHZ}$	$\bar{OE}$	$\bar{Q}$	MAX	10	6.5
$t_{PLZ}$				15	7

UNIT: ns

Logic Diagram




To Seven Other Channels

## 8-BIT BINARY COUNTER WITH OUTPUT REGISTER

- Parallel Register Outputs
- Counter Has Direct Clear
- 3-State Outputs
- Guaranteed Counter Frequency: DC to 20MHz

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	SN74 HC	UNIT
I <sub>CC</sub>		MAX	65	0.08	mA
	R $\overline{C}O$	MAX	-1	-4	mA
I <sub>OH</sub>	Q	MAX	-2.6	-6	mA
	R $\overline{C}O$	MAX	16	4	mA
I <sub>OL</sub>	Q	MAX	24	6	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
f <sub>max</sub>	CCK	R $\overline{C}O$	MIN	20	13
t <sub>w</sub>	CCK		MIN	25	31
	CCLR			20	25
t <sub>su</sub>	RCK			20	31
	CCLR ↑ before CCK ↑		MIN	20	25
	CCK ↑			40	25
	CCK ↑ before RCK ↑				
t <sub>PLH</sub>	CCK ↑	R $\overline{C}O$	MAX	22	45
t <sub>PHL</sub>	CCK ↑	R $\overline{C}O$	MAX	30	45
t <sub>PLH</sub>	CCLR ↓	R $\overline{C}O$	MAX	45	39
t <sub>PLH</sub>	RCK ↑	Q	MAX	18	42
t <sub>PHL</sub>	RCK ↑	Q	MAX	33	42
t <sub>PZH</sub>	G ↓	Q	MAX	38	37
t <sub>PZL</sub>	G ↓	Q	MAX	45	37
t <sub>PHZ</sub>	G ↑	Q	MAX	30	37
t <sub>PLZ</sub>	G ↑	Q	MAX	38	37

UNIT f<sub>max</sub>: MHz, other: ns






## 8-BIT BINARY COUNTER WITH INPUT REGISTER

- Parallel Register Inputs
- Counter Has Directly Overriding Load and Clear
- Accurate Counter Frequency: DC to 20MHz

Logic Diagram



# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	60	mA
I <sub>OH</sub>	MAX	-1	mA
I <sub>OL</sub>	MAX	16	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f <sub>max</sub>	CCK	RCO	MIN	20
t <sub>w</sub>	CCK		MIN	25
	CCLR			20
	RCK			20
	CLOAD			40
t <sub>su</sub>	CCLR ↑ before CCK ↑		MIN	20
	CLOAD ↑ before CCK ↑			20
	RCK ↑ before CLOAD ↑			30
	A to H before RCK			20
				20
t <sub>h</sub>			MIN	0
t <sub>PLH</sub>	CCK ↑	RCO	MAX	23
t <sub>PHL</sub>				30
t <sub>PLH</sub>	CLOAD ↓	RCO	MAX	47
t <sub>PHL</sub>				17
t <sub>PLH</sub>	CCLR ↓	RCO	MAX	45
t <sub>PHL</sub>				53
t <sub>PLH</sub>	RCK ↑	RCO Q	MAX	45
t <sub>PHL</sub>				45

UNIT f<sub>max</sub> : MHz, other : ns

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	ACT 11	UNIT
I <sub>CC</sub>		MAX	85	0.08	mA
	R <sub>CO</sub>	MAX	-1	-24	mA
I <sub>OH</sub>	Q	MAX	-2.6	-24	mA
	R <sub>CO</sub>	MAX	16	24	mA
I <sub>OL</sub>	Q	MAX	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	ACT 11
f <sub>max</sub>		CCK	R <sub>CO</sub>	MIN	20	52
t <sub>w</sub>	CCK			MIN	25	9.6
	CCLR			MIN	20	7.6
	RCK			MIN	20	5.8
	CLOAD			MIN	40	6.2
t <sub>su</sub>	CCLR ↑			MIN	20	1.2
	before CCK ↑			MIN	20	5.1
	CLOAD ↑			MIN	20	5.1
	before CCK ↑			MIN	30	7.4
	RCK ↑			MIN	20	2.4
t <sub>h</sub>	A to H			MIN	0	0.8
	before RCK			MIN	20	2.4
t <sub>PLH</sub>		CCK ↑	Q	MAX	21	15.1
t <sub>PHL</sub>		CCK ↓	Q	MAX	39	15
t <sub>PLH</sub>		CLOAD ↓	Q	MAX	51	19.1
t <sub>PHL</sub>		CCLR ↓	Q	MAX	42	21.7
t <sub>PHL</sub>		CCLR ↓	Q	MAX	38	16


UNIT f<sub>max</sub> : MHz, other : ns



## 8-BIT SHIFT REGISTER WITH OUTPUT LATCH

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Shift and Storage Registers
- Guaranteed Shift Frequency: DC to 20MHz

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC	AHC	AHCT	LV 3V	LV 5V
tw	SRCK		MIN	25	20	5	5.5	5.5	5
	RCK			20	20	5	5.5	5.5	5
tsu	SRCLR ↑ to SRCK ↑		MIN	20	10	3.3	3.3	4.8	3.3
	SER to SRCK ↑			20	22	3	3	3.5	3
	SRCK ↑ to RCK ↑			40	22	5	5	8.5	5
	SRCLR ↓ to RCK ↑			40	13	5	5	9	5
	RCLR ↑ to RCK ↑			20	5	3.7	3.8	5.3	3.7
th			MIN	0	5	2	2	1.5	2
TPLH	SRCK ↑	QH'	MAX	18	37	9.1	9.1	12.4	9.1
TPHL				23	37	10.1	10.1	13.9	10.1
TPLH	RCK ↑	QA to QH	MAX	18	37	8.3	8.3	11.1	8.3
TPHL				30	37	9.7	9.7	13.1	9.7
TPHL	SRCLR ↓	QH'	MAX	33	37	10.7	10.1	14	10.1
TPHL	RCLR ↓	QA to QH	MAX	57	31	10.1	10.7	14.4	10.7


UNIT: ns



## 8-BIT SHIFT REGISTER WITH OUTPUT LATCH

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- 3-State Outputs
- Shift Register Has Direct Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	SN74 HC	AHC	AHCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>		MAX	65	0.08	0.04	0.04	-	0.02	mA
I <sub>QH</sub>	QH <sup>+</sup>	MAX	-1	-4	-8	-8	-8	-16	mA
	QA to QH	MAX	-26	-6	-8	-8	-8	-16	mA
I <sub>OL</sub>	QH <sup>+</sup>	MAX	16	4	8	8	8	16	mA
	QA to QH	MAX	24	6	8	8	8	16	mA

# SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	HC	AHC	AHCT	LV 3V	LV 5V
t <sub>w</sub>	SRCK			MIN	25	20	5	5.5	5.5	5
	RCK				20	20	5	5.5	5.5	5
t <sub>su</sub>	SRCLR ↑ to SRCK ↑			MIN	20	12	2.5	3.8	3	2.5
	SER ↑ to SRCK ↑				20	25	3	3	3.5	3
	SRCK ↑ to RCK ↑				40	19	5	5	8.5	5
	SRCLR ↓ to RCK ↑				40	13	5	5	9	5
	SRCLR ↓ to RCK ↑				40	13	5	5	9	5
t <sub>h</sub>				MIN	0	0	2	2	1.5	2
t <sub>PLH</sub>		SRCK ↑	QH <sup>+</sup>	MAX	18	40	11.4	11.4	18.5	11.4
t <sub>PHL</sub>		SRCK ↑	QH <sup>+</sup>	MAX	25	40	11.4	11.4	18.5	11.4
t <sub>PLH</sub>		RCK ↑	QA to QH	MAX	18	37	10.5	10.5	17	10.5
t <sub>PHL</sub>		RCK ↑	QA to QH	MAX	35	37	10.5	10.5	17	10.5
t <sub>PHL</sub>		SRCLR ↓	QH <sup>+</sup>	MAX	35	44	11.1	11.1	17.2	11.1

UNIT: ns






## 8-BIT SHIFT REGISTER WITH OUTPUT LATCHES

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Open-Collector Parallel Outputs
- Shift Register Has Direct Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram



# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	55	mA
I <sub>QH</sub>	QH'	MAX	16	mA
	Q	MAX	24	mA
I <sub>OL</sub>	QH'	MAX	-1	mA
V <sub>OH</sub>	QA to QH	MAX	5.5	V

# SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
t <sub>w</sub>	SRCK			MIN	25
	RCK			MIN	20
t <sub>su</sub>	SRCLR ↑ to SRCK ↑			MIN	20
	SER to SRCK ↑			MIN	20
	SRCK ↑ to RCK ↑			MIN	40
	SRCLR ↓ to RCK ↑			MIN	40
				MIN	0
t <sub>h</sub>				MIN	0
TP <sub>LH</sub>		SRCK ↑	QH'	MAX	21
TP <sub>HL</sub>				MAX	30
TP <sub>LH</sub>		RCK ↑	QA to QH	MAX	42
TP <sub>HL</sub>				MAX	35
TP <sub>HL</sub>		SRCLR ↓	QH'	MAX	35

UNIT: ns

## 8-BIT SHIFT REGISTER WITH INPUT LATCHES

- 8-Bit Parallel Storage Registers Inputs
- Shift Register Has Direct Overriding Load and Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram



# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	53	0.16	0.16	mA
I <sub>OH</sub>	MAX	-1	-4	-4	mA
I <sub>OL</sub>	MAX	16	4	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
f <sub>max</sub>	SRCK			20	20	16
t <sub>w</sub>	SRCK		MIN	35	24	30
	RCK			20	18	20
	SRCLR		MIN	20	24	27
	SRLOAD			40	21	24
t <sub>su</sub>	SRCLR ↑ to SRCK ↑	MIN	MIN	25	-	-
	SRLOAD ↑ to SRCK ↑			30	-	-
	RCK ↑ to SRLOAD ↑	MIN	MIN	40	-	-
	SER to SRCK ↑			20	15	15
	DATA to RCK ↑	MIN	MIN	20	15	15
				0	3	3
t <sub>h</sub>			MIN	0	3	3
t <sub>PLH</sub>	SRCK ↑	QH'	MAX	23	53	57
t <sub>PHL</sub>				30	53	57
t <sub>PLH</sub>	SRLOAD ↓	QH'	MAX	57	60	72
t <sub>PHL</sub>				44	60	72
t <sub>PLH</sub>	SRCLR ↓	QH'	MAX	36	53	66
t <sub>PHL</sub>				60	72	84
t <sub>PHL</sub>	RCK ↑	QH'	MAX	48	72	84

UNIT f<sub>max</sub> : MHz, other : ns

Logic Diagram



UNIT  $f_{\max}$  : MHz, other : ns[illegible]

## OCTAL BUS TRANSCEIVERS

- Local Bus-Latch Capability
- 3-State Inverting Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

ENABLE INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to Abus
H	H	A data to B bus
H	L	Isolation
L	H	B data to Abus A data to B bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 BCT	ABT	AC 11	ACT 11	UNIT
I <sub>CCZ</sub>	MAX	95	47	77	0.08	10	0.25	0.08	0.008	mA
I <sub>CCL</sub>	MAX	90	44	122	0.08	84	30	0.08	0.008	mA
I <sub>OH</sub> (A port)	MAX	-15	-15	-15	-6	-3	-32	-24	-24	mA
I <sub>OH</sub> (B port)	MAX	-15	-15	-15	-6	-15	-32	-24	-24	mA
I <sub>OL</sub> (A port)	MAX	24	24	64	6	24	64	24	24	mA
I <sub>OL</sub> (B port)	MAX	24	24	64	6	64	64	24	24	mA
I <sub>OL*</sub>	MAX	-	48	-	-	-	-	-	-	mA


\*620-1

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 BCT	ABT	AC 11	ACT 11
t <sub>PLH</sub>	A	B	MAX	10	10	7	26	5.8	4.8	7.4	9.4
				15	10	6	26	3.6	4.8	7.1	8.6
t <sub>PHL</sub>	B	A	MAX	10	10	7	26	6.9	4.8	7.4	9.4
				15	10	6	26	3.9	4.8	7.1	8.6
t <sub>PZH</sub>	OEBA	A	MAX	40	17	8	53	10.6	5.5	8.9	10.3
				40	25	9	53	11.1	7.1	8.5	10.1
t <sub>PHZ</sub>	OEBA	A	MAX	25	12	6	38	10	7	8.1	10.4
				25	18	12	38	7.8	5.8	8.7	10.9
t <sub>PZL</sub>	OEAB	B	MAX	40	18	8	53	7.4	6.8	8.8	11.3
				40	25	9	53	9	6.4	8.8	11
t <sub>PHZ</sub>	OEAB	B	MAX	25	12	6	38	8.1	6.5	8.2	9.4
				25	18	13	38	5.9	5.6	8.6	9.6

UNIT: ns

Logic Diagram



## OCTAL BUS TRANSCEIVERS


- Local Bus-Latch Capability
- Open-Collector True Outputs
- Schmitt-Triggered Inputs (SN74LS621)



FUNCTION TABLE

ENABLE INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to Abus
H	H	A data to B bus
H	L	Isolation
L	H	B data to Abus A data to B bus

Logic Diagram



To Seven Other Transceivers

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS A-1	AS	UNIT
I <sub>CC</sub>	MAX	90	48	48	189	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	24	24	48	64	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS A-1	AS
t <sub>PLH</sub>	A	B	MAX	25	33	33	24
				25	20	20	21
t <sub>PLH</sub>	B	A	MAX	25	33	33	7.5
				25	20	20	7.5
t <sub>PLH</sub>	OEBA	A	MAX	40	39	39	21
				50	35	35	9
t <sub>PLH</sub>	OEAB	B	MAX	40	39	39	22
				50	35	35	10

UNIT: ns



# 623

- /4AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



**FUNCTION TABLE**

ENABLE INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to Abus
H	H	A data to B bus
H	L	Isolation
L	H	B data to Abus A data to B bus

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	SN74 HCT	SN74 BCT	ABT	AC 11	ACT 11	CD74 AC	CD74 ACT	UNIT
ICCZ	MAX	95	55	116	130	0.08	0.08	11	0.25	0.08	0.04	0.16	0.16	mA
ICOL	MAX	90	50	189	140	0.08	0.08	92	30	0.08	0.04	0.16	0.16	mA
I <sub>OH</sub> (A port)	MAX	-15	-15	-15	-3	-6	-6	-3	-32	-24	-24	-24	-24	mA
I <sub>OH</sub> (B port)	MAX	-15	-15	-15	-15	-6	-6	-15	-32	-24	-24	-24	-24	mA
I <sub>OL</sub> (A port)	MAX	24	24	64	24	6	6	24	64	24	24	24	24	mA
I <sub>OL</sub> (B port)	MAX	24	24	64	64	6	6	64	64	24	24	24	24	mA

**SWITCHING CHARACTERISTICS**


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	SN74 HCT	SN74 BCT	ABT	AC 11	ACT 11	CD74 AC	CD74 ACT
T <sub>PLH</sub>	A	B	MAX	15	13	9	8.5	26	28	5.2	4.6	7.8	8.5	9.6	10.6
				15	11	8	7.5	26	28	7.4	4.6	7.1	7.9	9.6	10.6
T <sub>PLH</sub>	B	A	MAX	15	13	9	6.5	26	28	6.7	4.6	7.8	8.5	9.6	10.6
				15	11	8.5	7.5	26	28	8	4.6	7.1	7.9	9.6	10.6
T <sub>PZH</sub>	OEBA	A	MAX	40	22	11	12	53	53	10.6	7.5	9	9.7	13.4	14.4
				40	22	10	10	53	53	10.7	7.5	9.1	10	13.4	14.4
T <sub>PZH</sub>	OEBA	A	MAX	25	16	7.5	7.5	38	38	9.8	7.5	8.3	10.9	13.4	14.4
				25	19	11.5	7	38	38	7.8	7.5	8.8	11.5	13.4	14.4
T <sub>PZH</sub>	OEAB	B	MAX	40	22	11.5	11.5	53	53	7.6	7.5	9.2	10.7	13.4	14.4
				40	22	11	9.5	53	53	8.9	7.5	9.4	10.9	13.4	14.4
T <sub>PLZ</sub>	OEAB	B	MAX	25	16	7	10	38	38	7.7	7.5	8.3	9.5	13.4	14.4
				25	19	9	10	38	38	7.1	7.5	8.8	10	13.4	14.4

UNIT: ns

## VOLTAGE-CONTROLLED OSCILLATOR

- This Voltage Oscillators (VCOs) is Improved Versions of The Original VCO Family: SN74124, 324, 325, 326, 327
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Outputs Circuitry
- Highly Stable Operation over Specified Temperature and / or Supply Voltage Ranges

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
$I_{CC}$	MAX	35	mA
$I_{OL}$	MAX	24	mA
$I_{OH}$	MAX	-1.2	mA

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	LS
$f_o$	MAX	25

UNIT: MHz

## VOLTAGE-CONTROLLED OSCILLATOR

- This Voltage Oscillators (VCOs) is Improved Versions of The Original VCO Family: SN74124, 324, 325, 326, 327
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Outputs Circuitry
- Highly Stable Operation over Specified Temperature and / or Supply Voltage Ranges
- Two Rexternal Pins Can Offer More Precise Temperature Compensation

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	35	mA
I <sub>OH</sub>	MAX	-1.2	mA
I <sub>OL</sub>	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	LS
f <sub>o</sub>	MAX	25

UNIT: MHz

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	35	mA
I <sub>OH</sub>	MAX	-1.2	mA
I <sub>OL</sub>	MAX	24	mA


PARAMETER	MAX or MIN	LS
f <sub>o</sub>	MAX	25

UNIT: MHz

## VOLTAGE-CONTROLLED OSCILLATOR

- This Voltage Oscillators (VCOs) is Improved Versions of The Original VCO Family: SN74124, 324, 325, 326, 327
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Outputs Circuitry
- Highly Stable Operation over Specified Temperature and / or Supply Voltage Ranges

Logic Diagram



FUNCTION TABLE

CONTROL INPUT	Y	Z
0	0	0
1	1	1
2	1	0
3	0	1

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
V <sub>CC</sub>	MAX	55	V
I <sub>CC</sub>	MAX	55	mA
I <sub>OH</sub>	MAX	-1.2	mA
I <sub>OL</sub>	MAX	24	mA
V <sub>CE</sub>	MAX	55	V
I <sub>CE</sub>	MAX	55	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	55	mA
I <sub>OH</sub>	MAX	-1.2	mA
I <sub>OL</sub>	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	LS
f <sub>o</sub>	MAX	25


UNIT: MHz

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	UNIT
t <sub>PLH</sub>	A	0	MAX	55	ns
t <sub>PLL</sub>	A	1	MAX	55	ns
t <sub>PHL</sub>	0	A	MAX	55	ns
t <sub>PLL</sub>	1	A	MAX	55	ns
t <sub>PLH</sub>	0	0	MAX	55	ns
t <sub>PLL</sub>	1	0	MAX	55	ns
t <sub>PHL</sub>	0	1	MAX	55	ns
t <sub>PLL</sub>	1	1	MAX	55	ns

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Transceivers
- Inverting Logic
- Outputs A-Bus: Open-Collector 3-State
- Schmitt-Triggered Inputs (SN74LS638)



FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
ICC2	MAX	95	30	61	mA
ICCL	MAX	90	41	122	mA
I <sub>OH</sub> (B)	MAX	-15	-15	-15	mA
V <sub>OH</sub> (A)	MAX	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	24	24	64	mA
I <sub>OL</sub> *	MAX	-	48	-	mA

\*638-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
TP <sub>LH</sub>	A	B	MAX	10	12	7
TP <sub>HL</sub>				15	12	6.5
TP <sub>LH</sub>	B	A	MAX	25	25	20
TP <sub>HL</sub>				25	30	7
TP <sub>LH</sub>	OE	A	MAX	40	25	19
TP <sub>HL</sub>				60	45	9
TP <sub>ZH</sub>	OE	B	MAX	40	20	8
TP <sub>ZL</sub>				40	22	10
TP <sub>HZ</sub>	OE	B	MAX	25	10	7
TP <sub>LZ</sub>				25	15	10

UNIT: ns

● Schmitt-Triggered Inputs (SN/4LS638)



## Logic Diagram



To Seven Other Transceivers

FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

FUNCTION TABLE

OPERATION	CONTROL INPUTS	
	OE	DIR
Send A or send B	L	X
Send B to send A	H	X
Isolation	X	X

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
ICCZ	MAX	95	54	100	mA
ICCL	MAX	90	50	154	mA
I <sub>OH</sub> (B)	MAX	-15	-15	-15	mA
V <sub>OH</sub> (A)	MAX	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	24	24	64	mA
I <sub>OL</sub> *	MAX	-	48	-	mA

\*639-1

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t <sub>PLH</sub>	A	B	MAX	15	12	9.5
	B	A	MAX	15	12	9
t <sub>PHL</sub>	A	B	MAX	25	30	22
	B	A	MAX	25	22	9
t <sub>PLH</sub>	OE	A	MAX	40	30	21.5
	OE	B	MAX	50	35	11.5
t <sub>PHL</sub>	OE	A	MAX	40	21	10.5
	OE	B	MAX	40	25	10.5
t <sub>PLZ</sub>	OE	A	MAX	25	10	7
	OE	B	MAX	25	16	10.5

UNIT: ns

## NSCEIVERS 81 50



RECEIVED

	PARAMETER	MAX
KAM		200
KAM		200
KAM	(RE) 200	
KAM	LA 200	
KAM		200
KAM		200

CD74 HCT	SN74 BCT	ABT	ACT 11
33	6.5	4.9	10.5
33	3.7	4.9	9.5
33	6.5	4.9	10.5
33	3.7	4.9	9.5
45	10.2	5.8	13.4
45	10.7	7.3	13.6
45	10.2	6.8	13.9
45	7.8	5.5	14.2
45	10.2	5.8	13.4
45	10.7	7.3	13.6
45	10.2	6.8	13.9
45	7.8	5.5	14.2

## OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Transceivers
- True Logic
- 3-State Outputs
- Schmitt-Triggered Inputs (SN74LS641)

FUNCTION TABLE

CONTROL INPUTS		OPERATION
$\bar{G}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
$I_{CCZ}$	MAX	95	-	-	mA
$I_{CCL}$	MAX	90	47	136	mA
$V_{OH}$	MAX	5.5	5.5	5.5	V
$I_{OL}$	MAX	24	24	64	mA
$I_{OL}^*$	MAX	48	48	-	mA


\*641-1

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
$t_{PLH}$	A	B	MAX	25	25	21
$t_{PHL}$				25	18	7.5
$t_{PLH}$	B	A	MAX	25	25	21
$t_{PHL}$				25	18	7.5
$t_{PLH}$	$\bar{OE}$	A,B	MAX	40	30	21
$t_{PHL}$				50	30	9
$t_{PLH}$	DIR	A,B	MAX	40	32	22
$t_{PHL}$				50	32	10

UNIT: ns

## Logic Diagram



To Seven Other Transceivers

CONTROL INPUTS	OPERATION
$\bar{G}$	DIR
L	L
L	H
H	X



# 642

## ● Schmitt-Triggered Inputs (SN74LS642)



FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
ICCZ	MAX	95	-	-	mA
ICCL	MAX	90	28	104	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	24	24	64	mA
I <sub>OL</sub> *	MAX	48	48	-	mA

\*642-1

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t <sub>PLH</sub>	A	B	MAX	25	30	24
				25	22	7.5
t <sub>PHL</sub>	B	A	MAX	25	30	24
				25	22	7.5
t <sub>PLH</sub>	OE, DIR	A	MAX	40	30	23.5
				60	38	11.5
t <sub>PHL</sub>	OE, DIR	B	MAX	40	30	23.5
				60	38	11.5

UNIT: ns



To Seven Other Transceivers

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
ICCZ	MAX	95	-	-	mA
ICCL	MAX	90	28	104	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	24	24	64	mA
I <sub>OL</sub> *	MAX	48	48	-	mA

\*642-1

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t <sub>PLH</sub>	A	B	MAX	25	30	24
				25	22	7.5
t <sub>PHL</sub>	B	A	MAX	25	30	24
				25	22	7.5
t <sub>PLH</sub>	OE, DIR	A	MAX	40	30	23.5
				60	38	11.5
t <sub>PHL</sub>	OE, DIR	B	MAX	40	30	23.5
				60	38	11.5

UNIT: ns

## OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Transceivers
- True Logic
- 3-State Outputs
- Schmitt-Triggered Inputs (SN74LS645, 645-1)

Logic Diagram



FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT	UNIT
ICCZ	MAX	95	58	123	0.08	0.08	mA
ICCL	MAX	90	55	149	0.08	0.08	mA
IOH	MAX	-15	-15	-15	-6	-6	mA
IOL	MAX	24	24	64	6	6	mA
IOL*	MAX	48	48	-	-	-	mA

\*645-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT
TPLH	A	B	MAX	15	10	9.5	26	28
TPHL				15	10	9	26	28
TPLH	B	A	MAX	15	10	9.5	26	28
TPHL				15	10	9	26	28
DPZH	OE	A	MAX	40	20	11	58	58
DPZL				40	20	10	58	58
DPZH	OE	A	MAX	25	10	7	50	50
DPZL				25	15	12	50	50
DPZH	OE	B	MAX	40	20	11	58	58
DPZL				40	20	10	58	58
DPZH	OE	B	MAX	25	10	7	50	50
DPZL				25	15	12	50	50

UNIT: ns

## OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bidirectional Bus Transceivers
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- 3-State Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	ABT Ver.A	LVTH 3V	UNIT
I <sub>CC</sub>	MAX	165	88	211	0.08	0.16	0.08	0.08	67	30	30	5	mA
I <sub>OH</sub>	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	-32	mA
I <sub>OL</sub>	MAX	24	24	48	6	6	6	6	64	64	64	64	mA
I <sub>OL*</sub>	MAX	-	48	-	-	-	-	-	-	-	-	-	mA

PARAMETER	MAX or MIN	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.08	0.08	0.08	0.08	0.01	mA
I <sub>OH</sub>	MAX	-24	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	24	24	24	mA
I <sub>OL*</sub>	MAX	-	-	-	-	-	mA

\*646-1

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
H	X	H to L	H to L	X	X	X	Input	Isolation Store A and B data
L	X	↑	↑	X	X	X	Input	
L	L	X	X	X	X	Output	Input	Real-time B data to A bus Stored B data to A bus
L	L	X	H to L	X	H	Output	Input	
L	H	X	X	X	L	Input	Output	Real-time A data to B bus Stored A data to B bus
L	H	H to L	X	H	X	Input	Output	

† The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT
$f_{max}$			MIN	-	40	90	27	25	27	20	83
$t_{sw}$	CLKBA,CLKAB "H"		MIN	15	12.5	5	19	20	19	31	6
	CLKBA,CLKAB "L"			30	12.5	6	19	20	19	31	6
	DATA			30	-	-	-	-	-	-	-
$t_{su}$	CLKBA,CLKAB "H"		MIN	15	10	6	25	15	25	15	6
	CLKBA,CLKAB "L"			15	10	6	25	15	25	15	6
$t_h$	CLKBA,CLKAB		MIN	0	0	0	5	9	5	5	0.5
$t_{PLH}$	CLOCK	A,B	MAX	25	30	8.5	45	55	45	55	11.2
$t_{PHL}$				35	17	9	45	55	45	55	10.6
$t_{PLH}$	A,B	B,A	MAX	18	20	9	34	34	34	46	9.5
$t_{PHL}$				20	12	7	34	34	34	46	10.5
$t_{PLH}$	SAB,SBA (sored data high)	A,B	MAX	40	25	11	48	43	48	58	13.8
$t_{PHL}$				35	20	9	48	43	48	58	9.1
$t_{PLH}$	SAB,SBA (sored data low)	A,B	MAX	50	35	11	48	43	48	58	12
$t_{PHL}$				25	20	9	48	43	48	58	12.9
$t_{PZH}$	$\overline{OE}$	A,B	MAX	55	17	9	61	44	61	56	13.2
$t_{PZL}$				65	20	14	61	44	61	56	14.4
$t_{PHZ}$	$\overline{OE}$	A,B	MAX	35	10	9	61	44	61	44	10.9
$t_{PLZ}$				35	16	9	61	44	61	44	10.5
$t_{PZH}$	DIR	A,B	MAX	45	30	16	61	44	61	56	13.1
$t_{PZL}$				60	25	18	61	44	61	56	14.6
$t_{PHZ}$	DIR	A,B	MAX	30	10	10	61	44	61	44	12.6
$t_{PLZ}$				30	16	10	61	44	61	44	11.8

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABT A Ver.	LVTH 3V	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V
$f_{max}$			MIN	125	125	150	100	125	105	110	150
$t_{sw}$	CLKBA,CLKAB "H"		MIN	4	4	3.3	5	4	4.8	4.5	3.3
	CLKBA,CLKAB "L"			4	4	3.3	5	4	4.8	4.5	3.3
$t_{su}$	DATA		MIN	-	-	-	-	-	-	-	-
	CLKBA,CLKAB "H"			3.5	3	1.2	4.5	2.5	4.5	2.5	1.5
	CLKBA,CLKAB "L"			3	3	1.6	4.5	2.5	4.5	2.5	1.5
$t_h$	CLKBA,CLKAB		MIN	0	0	0.8	1	2	2.5	2	1.7
$t_{PLH}$	CLOCK	A,B	MAX	7.8	5.6	4.7	11	13.5	13.5	15.5	8.4
$t_{PHL}$				8.4	5.6	4.7	12.2	13.5	14.9	15.5	8.4
$t_{PLH}$	A,B	B,A	MAX	6.9	4.8	3.5	8.8	11	11.5	12.5	7.4
$t_{PHL}$				6.9	5.4	3.5	9.8	11	12	12.5	7.4
$t_{PLH}$	SAB,SBA (sored data high)	A,B	MAX	7.1	6.5	4.9	9.4	12	11.5	14.5	8.6
$t_{PHL}$				7.9	5.9	4.9	10.7	12	13.5	14.5	8.6
$t_{PLH}$	SAB,SBA (sored data low)	A,B	MAX	7.1	6.5	4.9	9.9	12	12.4	14.5	8.6
$t_{PHL}$				7.9	5.9	4.9	11	12	13.1	14.5	8.6
$t_{PZH}$	$\overline{OE}$	A,B	MAX	6.3	6.3	5.2	12	13.5	14.4	15.5	8.2
$t_{PZL}$				8.8	8.8	5.2	13.1	13.5	15.3	15.5	8.2
$t_{PHZ}$	$\overline{OE}$	A,B	MAX	8.3	5	5.5	8.9	13.5	11.6	15.5	7.5
$t_{PLZ}$				7.5	4.5	5.5	8.3	13.5	10.6	15.5	7.5
$t_{PZH}$	DIR	A,B	MAX	6.7	6.7	5.2	12.6	13.5	15.3	15.5	8.3
$t_{PZL}$				9.5	9.5	5.2	13.7	13.5	16.5	15.5	8.3
$t_{PHZ}$	DIR	A,B	MAX	7.7	5.7	5.6	8.7	13.5	11.3	15.5	7.9
$t_{PLZ}$				8.2	6	5.6	8.1	13.5	10.3	15.5	7.9


UNIT  $f_{max}$  : MHz other : ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

## OCTAL BUS TRANSCIEVERS AND REGISTERS

- Bidirectional Bus Transceivers
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- Open-Collector Outputs

Logic Diagram



# FUNCTION TABLE

INPUTS	DATA I/O†	OPERATION OR FUNCTION
--------	-----------	-----------------------

†The bus terminate is stored on every low-to-high transition of the clock input.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	150	mA
V <sub>OH</sub>	MAX	5.5	V
I <sub>OL</sub>	MAX	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t <sub>w</sub>			MIN	30
t <sub>au</sub>		A, B	MIN	15
t <sub>h</sub>		A, B	MIN	0
t <sub>PLH</sub>			MAX	35
t <sub>PHL</sub>	CLOCK	A, B	MAX	45
t <sub>PLH</sub>			MAX	26
t <sub>PHL</sub>	A, B	B, A	MAX	27
t <sub>PLH</sub>	SAB, SBA (With Bus Input High)	A, B	MAX	50
t <sub>PHL</sub>			MAX	45
t <sub>PLH</sub>	SAB, SBA (With Bus Input Low)	A, B	MAX	60
t <sub>PHL</sub>			MAX	30
t <sub>PLH</sub>	$\bar{G}$	A, B	MAX	40
t <sub>PHL</sub>			MAX	50
t <sub>PLH</sub>	DIR	A, B	MAX	35
t <sub>PHL</sub>			MAX	40

UNIT: ns

## OCTAL BUS TRANCEIVERS AND REGISTERS

- Bidirectional Bus Transceivers
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- 3-State Outputs

Logic Diagram



FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
H	X	H to L	H to L	X	X	Input	Input	Isolation
H	X	↑	↑	X	X	Input	Input	Store A and B data
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H to L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H to L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT	UNIT
I <sub>CC</sub>	MAX	180	88	195	0.08	0.08	mA
I <sub>OH</sub>	MAX	-15	-15	-15	-6	-6	mA
I <sub>OL</sub>	MAX	24	24	48	6	6	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT
f <sub>max</sub>			MIN	-	40	90	27	27
t <sub>ov</sub>	CLKAB, CLKBA "H"		MIN	15	12.5	5	19	19
	CLKAB, CLKBA "L"		MIN	30	12.5	6	19	19
	DATA		MIN	30	-	-	-	-
t <sub>su</sub>	CLKAB, CLKBA		MIN	15	10	6	25	25
t <sub>h</sub>	CLKAB, CLKBA		MIN	0	0	0	5	5
t <sub>PLH</sub>	CLOCK	A,B	MAX	25	33	8.5	45	45
t <sub>PHL</sub>				40	20	9	45	45
t <sub>PLH</sub>	A,B	B,A	MAX	18	17	8	34	34
t <sub>PHL</sub>				25	10	7	34	34
t <sub>PLH</sub>	SAB,SBA (With Bus Input High)	A,B	MAX	55	25	11	48	48
t <sub>PHL</sub>				40	21	9	48	48
t <sub>PLH</sub>	SAB,SBA (With Bus Input Low)	A,B	MAX	40	39	11	48	48
t <sub>PHL</sub>				40	22	9	48	48
t <sub>PZH</sub>	OE	A,B	MAX	50	22	9	61	61
t <sub>PZL</sub>				55	22	15	61	61
t <sub>PHZ</sub>	OE	A,B	MAX	45	10	9	61	61
t <sub>PLZ</sub>				35	15	9	61	61
t <sub>PZH</sub>	DIR	A,B	MAX	40	27	16	61	61
t <sub>PZL</sub>				45	19	18	61	61
t <sub>PHZ</sub>	DIR	A,B	MAX	35	14	10	61	61
t <sub>PLZ</sub>				30	15	10	61	61

UNIT f<sub>max</sub> : MHz other : ns



- Inverting Data Paths
- 3-State Outputs

Logic Diagram



- WACT
- WACT
- True G
- Multip
- indepe
- Bus In
- OCTAL B


Source: 2000 U.S. Census, Table 100-101.

Variable	Mean	SD	Min	Max
Age	38.5	12.5	25	55
Gender	1.2	0.4	1	2
Marital status	1.5	0.5	1	3
Education	14.2	2.1	10	18
Occupation	1.8	0.8	1	4
Income	12.5	3.2	8	18
Health status	1.5	0.5	1	3
Life satisfaction	4.2	1.5	1	7
Depression	1.2	0.8	1	5
Stress	2.5	1.2	1	5
Resilience	3.5	1.0	1	5
Optimism	4.0	1.2	1	5
Gratitude	3.8	1.1	1	5

## OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bus Transceivers / Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- 3-State Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
L	H	H to L	H to L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H to L	X	X	Input	Unspecified	Store A, hold B
H	H	↑	↑	X	X	Input	Output	Store A in both registers
L	X	H to L	↑	X	X	Unspecified	Input	Hold A, store B
L	L	↑	↑	X	X	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H to L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H to L	X	H	X	Input	Output	Stored A data to B bus
H	L	H to L	H to L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	ABT Ver.A	UNIT
I <sub>CC</sub>	MAX	180	88	211	0.08	0.16	0.08	0.16	69	30	30	mA
I <sub>OH</sub>	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	mA
I <sub>OL</sub>	MAX	24	24	48	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	5	0.08	0.16	0.08	0.16	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	24	24	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT
f <sub>max</sub>			MIN	-	40	90	27	20	20	17	77
t <sub>in</sub>	CLKBA, CLKAB "H"		MIN	15	12.5	5	19	24	25	38	6.5
	CLKBA, CLKAB "L"		MIN	15	12.5	6	19	24	25	38	6.5
	DATA		MIN	15	-	-	-	-	-	-	-
t <sub>su</sub>	A,B High		MIN	15	10	6	25	18	19	18	5
	A,B Low		MIN	15	10	6	25	18	19	18	5
t <sub>h</sub>	A,B		MIN	0	0	0	5	11	5	5	1
t <sub>PLH</sub>	CLOCK	A,B	MAX	25	30	8.5	45	66	45	66	10.5
				36	17	9	45	66	45	66	9.9
				18	18	9	34	41	34	56	8.9
t <sub>PHL</sub>	A,B	B,A	MAX	20	12	7	34	41	34	56	9.8
				35	35	11	48	51	48	69	13.1
				32	20	9	48	51	48	69	8.5
t <sub>PLH</sub>	SAB,SBA (With Bus Input High)	A,B	MAX	50	25	11	48	51	48	69	11.3
				23	20	9	48	51	48	69	12.5
				45	17	10	61	53	61	68	10.6
t <sub>PZH</sub>	OEBA	A	MAX	54	18	16	61	53	61	68	12
				38	10	9	61	53	61	53	10
				30	16	9	61	53	61	53	9.5
t <sub>PHZ</sub>	OEAB	B	MAX	30	22	11	61	53	61	68	8.1
				38	18	16	61	53	61	68	9.3
				38	10	10	61	53	61	53	11.6
t <sub>PLZ</sub>	OEAB	B	MAX	30	16	11	61	53	61	53	11.3


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABT Ver.A	LVTH 3V	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V
f <sub>max</sub>			MIN	125	125	150	105	125	105	110	100
t <sub>in</sub>	CLKBA, CLKAB "H"		MIN	4	4	3.3	4.8	4	4.8	4.5	3.3
	CLKBA, CLKAB "L"		MIN	4	4	3.3	4.8	4	4.8	4.5	3.3
	DATA		MIN	-	-	-	-	-	-	-	-
t <sub>su</sub>	A,B High		MIN	3.5	3	1.2	4.5	2.5	4	2.5	1.9
	A,B Low		MIN	3.5	3	1.6	4.5	2.5	4	2.5	1.9
t <sub>h</sub>	A,B		MIN	0	0	0.8	1	2	2.5	2	1.7
t <sub>PLH</sub>	CLOCK	A,B	MAX	7.8	5.6	4.7	10.7	13.5	13.1	15.5	8
				8.4	5.6	4.7	12	13.5	14.4	15.5	8
				6.7	4.8	3.5	8.6	11	11.1	12.5	7.4
t <sub>PHL</sub>	A,B	B,A	MAX	6.7	5.4	3.5	9.6	11	11.6	12.5	7.4
				6.9	6.5	4.9	9.1	12	11	14.5	8.7
				7.7	5.9	4.9	10.7	12	13.3	14.5	8.7
t <sub>PLH</sub>	SAB,SBA (With Bus Input High)	A,B	MAX	6.9	6.5	4.9	9.9	12	12.2	14.5	8.7
				7.7	5.9	4.9	10.9	12	12.6	14.5	8.7
				5.8	5.8	5.2	10.9	13.5	12.6	15.5	7.4
t <sub>PZH</sub>	OEBA	A	MAX	8.5	8.5	5.2	12.2	13.5	13.8	15.5	7.4
				8.2	5	5.5	7.6	13.5	9.9	15.5	7.5
				6.8	4.1	5.5	7.1	13.5	9.3	15.5	7.5
t <sub>PHZ</sub>	OEAB	B	MAX	6.5	6.5	4.7	11.3	13.5	15.2	15.5	7.1
				7.4	7.4	4.7	12.3	13.5	16.1	15.5	7.1
				6.9	5.5	5.6	7.6	13.5	10.3	15.5	7.4
t <sub>PLZ</sub>	OEAB	B	MAX	6.2	5.1	5.6	7.2	13.5	9.3	15.5	7.4

UNIT f<sub>max</sub> : MHz other : ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

## OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bus Transceivers / Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Outputs
  - A Bus: Open-Collector
  - B Bus: 3-State



FUNCTION TABLE									
L	L	X	X	X	L	Output	Input	Real-time B data to A bus	
L	L	X	H or L	X	H			Stored B data to A bus	
H	H	X	X	L	X	Input	Output	Real-time A data to B bus	
H	H	H or L	X	H	X			Stored A data to B bus	
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus	

#### NOTES:

† The data output functions can be enabled or disabled by a variety of level combinations at GAB or GBA. Data input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

‡ Select control = L: clocks can occur simultaneously.

Select control = H: clock must be staggered to load both registers.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	UNIT
I <sub>CC</sub>	MAX	165	88	mA
I <sub>OH</sub>	MAX	-15	-15	mA
I <sub>OL</sub>	MAX	24	24	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS
t <sub>w</sub>	CLK "H"		MIN	15	14.5
	CLK "L"		MIN	30	14.5
	DATA		MIN	30	-
t <sub>su</sub>	A, B		MIN	15	10
t <sub>h</sub>	A, B		MIN	0	0
TP <sub>LH</sub>	CLKBA	A	MAX	38	64
TP <sub>HL</sub>				39	22
TP <sub>LH</sub>	CLKAB	B	MAX	23	30
TP <sub>HL</sub>				36	17
TP <sub>LH</sub>	A	B	MAX	18	18
TP <sub>HL</sub>				30	15
TP <sub>LH</sub>	B	A	MAX	32	56
TP <sub>HL</sub>				24	15
TP <sub>LH</sub>	SBA	A	MAX	57	62
TP <sub>HL</sub>	(B "H")			39	25
TP <sub>LH</sub>	SBA	A	MAX	51	62
TP <sub>HL</sub>	(B "L")			35	25
TP <sub>LH</sub>	SAB	B	MAX	48	35
TP <sub>HL</sub>	(A "H")			33	22
TP <sub>LH</sub>	SAB	B	MAX	36	25
TP <sub>HL</sub>	(A "L")			30	22
TP <sub>LH</sub>	OEBA	A	MAX	35	30
TP <sub>HL</sub>				55	24
TP <sub>ZH</sub>	OEAB	B	MAX	29	22
TP <sub>ZL</sub>				38	22
TP <sub>HZ</sub>	OEAB	B	MAX	39	14
TP <sub>LZ</sub>				29	16

UNIT:ns



FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
L	H	H to L	H to L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H to L	X	X	Input	Unspecified	Store A, hold B
H	H	↑	↑	X	X	Input	Output	Store A in both registers
L	X	H to L	↑	X	X	Unspecified	Input	Hold A, store B
L	L	↑	↑	X	X	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H to L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H to L	X	H	X	Input	Output	Stored A data to B bus
H	L	H to L	H to L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	UNIT
I <sub>CC</sub>	MAX	180	88	mA
I <sub>OH</sub>	MAX	-15	-15	mA
I <sub>OL</sub>	MAX	24	24	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS
t <sub>SV</sub>	CLKBA, CLKAB "H"		MIN	15	14.5
	CLKBA, CLKAB "L"		MIN	30	14.5
	DATA		MIN	30	-
t <sub>SU</sub>	A,B		MIN	15	10
	A,B		MIN	0	0
t <sub>PLH</sub>	CLKBA	A	MAX	33	64
t <sub>PHL</sub>				36	22
t <sub>PLH</sub>	CLKAB	B	MAX	21	30
t <sub>PHL</sub>				33	17
t <sub>PLH</sub>	A	B	MAX	18	18
t <sub>PHL</sub>				30	15
t <sub>PLH</sub>	B	A	MAX	27	56
t <sub>PHL</sub>				21	21
t <sub>PLH</sub>	SBA (B "H")	A	MAX	48	62
t <sub>PHL</sub>				32	25
t <sub>PLH</sub>	SBA (B "L")	A	MAX	54	62
t <sub>PHL</sub>				29	25
t <sub>PLH</sub>	SAB (A "H")	B	MAX	35	25
t <sub>PHL</sub>				27	22
t <sub>PLH</sub>	SAB (A "L")	B	MAX	45	35
t <sub>PHL</sub>				21	22
t <sub>PLH</sub>	OEBA	A	MAX	35	30
t <sub>PHL</sub>				53	24
t <sub>PZH</sub>	OEAB	B	MAX	29	22
t <sub>PZL</sub>				33	22
t <sub>PHZ</sub>	OEAB	B	MAX	39	14
t <sub>PLZ</sub>				29	16

UNIT: ns



● 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	F	SN74 BCT	ABT	ACT 11	UNIT
ICCH	MAX	125	2	0.25	0.08	mA
ICCL	MAX	150	90	40	0.08	mA
ICcz	MAX	145	1	0.25	0.08	mA
IOH A1-A9	MAX	-3	-3	-32	-24	mA
IOH B1-B9, PARITY, ERR	MAX	-12	-15	-32	-24	mA
IOL A1-A8	MAX	24	24	64	24	mA
IOL B1-B9, PARITY, ERR	MAX	64	64	64	24	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	F	SN74 BCT	ABT	ACT 11
TP <sub>LH</sub>	A, B	B, A	MAX	8	6.6	4.6	9.4
TP <sub>HL</sub>			MAX	8	9	4.3	9.4
TP <sub>LH</sub>	A	PARITY	MAX	16	15.4	8.1	14.4
TP <sub>HL</sub>			MAX	16	15.9	7.7	15
TP <sub>LH</sub>	ODD/EVEN	PARITY, ERR	MAX	12	7.1	4.9	10.7
TP <sub>HL</sub>			MAX	12.5	9	4.9	11.3
TP <sub>LH</sub>	B	ERR	MAX	22.5	15.3	7.9	23.6
TP <sub>HL</sub>			MAX	22.5	15.5	7.8	24.6
TP <sub>LH</sub>	PARITY	ERR	MAX	16.5	13.2	7.7	14.6
TP <sub>HL</sub>			MAX	17	13.9	7.5	14.7
TP <sub>ZH</sub>	OE	A, B, PARITY	MAX	9	9.1	6.5	12.1
TP <sub>ZL</sub>			MAX	11	16.3	6.5	13.8
TP <sub>ZH</sub>	OE	ERR	MAX	9	9.1	6.6	12.1
TP <sub>ZL</sub>			MAX	11	16.3	9.2	13.8
TP <sub>HZ</sub>	OE	A, B, PARITY, ERR	MAX	8	9.1	6.2	12.1
TP <sub>LZ</sub>			MAX	6.5	8	7.8	11.6

UNIT: ns

## 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Outputs
- Bus-Structured Pinout

Logic Diagram



# RECOMMENDED OPERATING CONDITIONS


PARAMETER		MAX or MIN	ALS	UNIT
I <sub>CC</sub>		MAX	73	mA
	Q	MAX	-2.6	mA
I <sub>OH</sub>	D	MAX	-0.4	mA
	Q	MAX	24	mA
I <sub>OL</sub>	Q	MAX	8	mA
	D	MAX		

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>sw</sub>	LE "H"		MIN	10
	CLR "L"		MIN	10
	PRE "L"		MIN	10
t <sub>su</sub>	DATA (LE)		MIN	10
	DATA (OERB)		MIN	10
t <sub>h</sub>	DATA (LE)		MIN	5
t <sub>PLH</sub>	D	Q	MAX	14
				18
t <sub>PHL</sub>	LE	Q	MAX	21
				27
t <sub>PHL</sub>	CLR	Q	MAX	29
		D		32
t <sub>PLH</sub>	PRE	Q	MAX	22
		D		28
t <sub>en</sub>	QERB	D	MAX	21
t <sub>dis</sub>				14
t <sub>en</sub>	OE1, OE2	Q	MAX	21
t <sub>dis</sub>				14

UNIT: ns

Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
ICC		MAX	79	mA
IOH	Q	MAX	-2.6	mA
	D	MAX	-0.4	mA
IOL	Q	MAX	24	mA
	D	MAX	8	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>tr</sub>	LE "H"		MIN	10
	CLR "L"		MIN	10
	PRE "L"		MIN	10
t <sub>su</sub>	DATA (LE)		MIN	10
	DATA (OERB)		MIN	10
t <sub>h</sub>	DATA (LE)		MIN	5
TP <sub>LH</sub>	D	$\overline{Q}$	MAX	20
TP <sub>HL</sub>				15
TP <sub>LH</sub>	LE	$\overline{Q}$	MAX	28
TP <sub>HL</sub>				22
TP <sub>HL</sub>	CLR	$\overline{Q}$	MAX	24
		D		26
TP <sub>LH</sub>	PRE	$\overline{Q}$	MAX	25
TP <sub>HL</sub>		D		28
t <sub>en</sub>	OERB	D	MAX	21
t <sub>dis</sub>				14
t <sub>en</sub>	OE1, OE2	$\overline{Q}$	MAX	21
t <sub>dis</sub>				14

UNIT: ns



- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading

### Logic Diagram




# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	34	mA
I <sub>OH</sub>	MAX	-0.4	mA
I <sub>OL</sub>	MAX	8	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f <sub>max</sub>			MIN	25
t <sub>w</sub>			MIN	20
t <sub>su</sub>	A,B,C,D		MIN	25
	ENP,ENT		MIN	40
	LOAD		MIN	30
	U/D		MIN	45
t <sub>h</sub>			MIN	0
TP <sub>LH</sub>	CLOCK	$\overline{RCO}$	MAX	40
TP <sub>HL</sub>		$\overline{RCO}$	MAX	60
TP <sub>LH</sub>	CLOCK	Q	MAX	27
TP <sub>HL</sub>		Q	MAX	27
TP <sub>LH</sub>	$\overline{ENT}$	$\overline{RCO}$	MAX	17
TP <sub>HL</sub>		$\overline{RCO}$	MAX	45
TP <sub>LH</sub>	U/D	$\overline{RCO}$	MAX	35
TP <sub>HL</sub>		$\overline{RCO}$	MAX	40

UNIT f<sub>max</sub> : MHz other : ns






## 4-BY-4 REGISTER FILE

- Separate Read / Write Addressing Permits Simultaneous Reading and Writing
- Organized as 4 Words of 4 Bits
- Expandable to 512 Words of n-Bits
- 3-State Outputs

REGISTER FILE CHARACTERISTICS			
WORDS	DATA BITS	MAX. NO. WORDS	MAX. NO. DATA BITS
4	4	512	16
4	4	512	16
4	4	512	16
4	4	512	16

Logic Diagram



FUNCTION TABLE

WRITE INPUTS			WORD			
W <sub>B</sub>	W <sub>A</sub>	W <sub>G</sub>	0	1	2	3
L	L	L	Q = D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	H	L	Q <sub>0</sub>	Q = D	Q <sub>0</sub>	Q <sub>0</sub>
H	L	L	Q <sub>0</sub>	Q <sub>0</sub>	Q = D	Q <sub>0</sub>
H	H	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q = D
X	X	H	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>

READ INPUTS			OUTPUTS			
R <sub>B</sub>	R <sub>A</sub>	R <sub>G</sub>	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Z	Z	Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	50	0.16	0.16	mA
I <sub>OH</sub>	MAX	-2.6	-6	-6	mA
I <sub>OL</sub>	MAX	8	6	6	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
t <sub>w</sub>			MIN	25	24	30
t <sub>su</sub> (D)			MIN	10	18	18
t <sub>su</sub> (W)			MIN	15	18	30
t <sub>h</sub> (D)			MIN	15	5	5
t <sub>h</sub> (W)			MIN	5	5	5
t <sub>batch</sub>			MIN	25	30	38
t <sub>PLH</sub>	Read Select	Q	MAX	40	59	53
t <sub>PHL</sub>				45	59	53
t <sub>PLH</sub>	Write Enable	Q	MAX	45	75	75
t <sub>PHL</sub>				50	75	75
t <sub>PLH</sub>	Data	Q	MAX	45	75	75
t <sub>PHL</sub>				40	75	75
t <sub>PZH</sub>	Read Enable	Q	MAX	35	45	57
t <sub>PZL</sub>				40	45	57
t <sub>PHZ</sub>	Read Disable	Q	MAX	50	45	53
t <sub>PLZ</sub>				35	45	53

UNIT: ns

## 16-BIT SHIFT REGISTER

- 16-Bit Serial-In, Serial-Out Shift Register with 16-Bit Parallel-Out Storage Register
- Performs Serial-to-Parallel Conversion

Logic Diagram



† When PE is active, data synchronously parallel loaded into the shift registers form the 16 P inputs and no shifting takes place.

FUNCTION TABLE

INPUTS					SER/ Q15	SHIFT REGISTER FUNCTIONS				STORAGE REGISTER FUNCTIONS	
CS	R/W	SH CLK	STRCLR	MODE/ STRCLK		SHIFT	READ FROM SERIAL INPUT	WRITE INTO SERIAL INPUT	PARALLEL LOAD	CLEAR	LOAD
H	X	X	X	X	Z	NO	NO	NO	NO		NO
X	X	X	L	X						YES	
L	L	+	X	X	Z	YES	NO	YES	NO		
L	H	X	X	X	Q15		YES	NO			NO
L	H	+	X	L	Q14n	YES	YES	NO	NO		NO
L	H	+	L	X	L	NO	YES		YES	YES;	NO
L	H	+	H	X	Y15n	NO	YES		YES	NO	NO
L	L	X	H	+	Z		NO			NO	YES

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	80	mA
I <sub>OH</sub>	SER/Q15	MAX	-2.6	mA
	Y0-Y15	MAX	-0.4	mA
I <sub>OL</sub>	SER/Q15	MAX	24	mA
	Y0-Y15	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
f <sub>max</sub>				MIN	20
t <sub>w</sub>		CLK		MIN	20
		CLR		MIN	20
t <sub>su</sub>		SER/Q15		MIN	20
		Y0-Y15		MIN	20
		Mode		MIN	35
		R/W/CS		MIN	35
t <sub>h</sub>		SER/Q15		MIN	0
		Y0-Y15		MIN	0
		Mode		MIN	0
t <sub>PLH</sub>		STRCLR	Y0-Y15	MAX	40
t <sub>PLH</sub>		MODE/STRCLK	Y0-Y15	MAX	45
t <sub>PHL</sub>					45
t <sub>PLH</sub>		SH CLK	SER/Q15	MAX	33
t <sub>PHL</sub>					40


UNIT f<sub>max</sub> : MHz other : ns

## 16-BIT SHIFT REGISTER

- 16-Bit Parallel-In, Serial-Out Shift Register
- Performs Parallel-to-Serial Conversion

FUNCTION TABLE															
MODE	CS	CLK	R/W	Q15	Q14	Q13	Q12	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4
00	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
01	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
11	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
12	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
13	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
14	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
15	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
16	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
17	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
18	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
19	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
20	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
21	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
22	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
23	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
24	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
25	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
26	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
27	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
28	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
29	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
30	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
31	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Logic Diagram



† When PE is active, data synchronously parallel loaded into the shift registers form the 16 P inputs and no shifting takes place.

MODE	CS	CLK	R/W	Q15	Q14	Q13	Q12	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4
00	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
01	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
11	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
12	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
13	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
14	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
15	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
16	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
17	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
18	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
19	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
20	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
21	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
22	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
23	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
24	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
25	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
26	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
27	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
28	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
29	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
30	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
31	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

NOTE: 1. MODE = 00, 01, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31.

FUNCTION TABLE

INPUTS				SER/ Q15	OPERATION
CS	R/W	MODE	CLK		
H	X	X	X	Z	Do nothing
L	L	X	↓	Z	Shift and write (serial load)
L	H	L	↓	Q14n	Shift and read
L	H	H	↓	P15	parallel load

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
ICC		MAX	40	mA
IOH	SER/Q15	MAX	-2.6	mA
	P0-P15	MAX	-0.4	mA
IOL	SER/Q15	MAX	24	mA
	P0-P15	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
fmax				MIN	20
t <sub>tr</sub>	CLK			MIN	20
	CLR			MIN	20
t <sub>su</sub>	SER/Q15			MIN	20
	P0-P15			MIN	20
	Mode				35
	R/W, CS				35
t <sub>h</sub>	SER/Q15			MIN	0
	P0-P15			MIN	0
	Mode				0
t <sub>PLH</sub>		CLK	SER/Q15	MAX	33
t <sub>PHL</sub>					40
t <sub>PHZ</sub>		CS, R/W	SER/Q15	MAX	45
t <sub>PZL</sub>					45
t <sub>PHZ</sub>		CS, R/W	SER/Q15	MAX	40
t <sub>PZL</sub>					40

UNIT fmax : MHz other : ns

74LS163  
ADDRESS COMPARATOR

12-Bit Address Comparator with Enable

Logic Diagram



### ADDRESS COMPARATOR

The diagram illustrates a 12-bit ripple-carry adder. It consists of 12 full-adder stages. Each stage takes two 1-bit inputs (A1-A12) and a carry-in (P0-P3, G-bar) and produces a 1-bit sum output (Y18) and a carry-out. The carry-out of one stage is the carry-in for the next stage. The final carry-out is Y18.


	L	L	L	H
1	1	1	1	1
2	1	1	1	1
3	1	1	1	1
4	1	1	1	1
5	1	1	1	1
6	1	1	1	1
7	1	1	1	1
8	1	1	1	1
9	1	1	1	1
10	1	1	1	1
11	1	1	1	1
12	1	1	1	1
13	1	1	1	1
14	1	1	1	1
15	1	1	1	1
16	1	1	1	1
17	1	1	1	1
18	1	1	1	1
19	1	1	1	1
20	1	1	1	1
21	1	1	1	1
22	1	1	1	1
23	1	1	1	1
24	1	1	1	1
25	1	1	1	1
26	1	1	1	1
27	1	1	1	1
28	1	1	1	1
29	1	1	1	1
30	1	1	1	1
31	1	1	1	1
32	1	1	1	1
33	1	1	1	1
34	1	1	1	1
35	1	1	1	1
36	1	1	1	1
37	1	1	1	1
38	1	1	1	1
39	1	1	1	1
40	1	1	1	1
41	1	1	1	1
42	1	1	1	1
43	1	1	1	1
44	1	1	1	1
45	1	1	1	1
46	1	1	1	1
47	1	1	1	1
48	1	1	1	1
49	1	1	1	1
50	1	1	1	1
51	1	1	1	1
52	1	1	1	1
53	1	1	1	1
54	1	1	1	1
55	1	1	1	1
56	1	1	1	1
57	1	1	1	1
58	1	1	1	1
59	1	1	1	1
60	1	1	1	1
61	1	1	1	1
62	1	1	1	1
63	1	1	1	1
64	1	1	1	1
65	1	1	1	1
66	1	1	1	1
67	1	1	1	1
68	1	1	1	1
69	1	1	1	1
70	1	1	1	1
71	1	1	1	1
72	1	1	1	1
73	1	1	1	1
74	1	1	1	1
75	1	1	1	1
76	1	1	1	1
77	1	1	1	1
78	1	1	1	1
79	1	1	1	1
80	1	1	1	1
81	1	1	1	1
82	1	1	1	1
83	1	1	1	1
84	1	1	1	1
85	1	1	1	1
86	1	1	1	1
87	1	1	1	1
88	1	1	1	1
89	1	1	1	1
90	1	1	1	1
91	1	1	1	1
92	1	1	1	1
93	1	1	1	1
94	1	1	1	1
95				

H	H	H	L
H	H	H	L

H
H



- |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 | 149 | 150 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 160 | 161 | 162 | 163 | 164 | 165 | 166 | 167 | 168 | 169 | 170 | 171 | 172 | 173 | 174 | 175 | 176 | 177 | 178 | 179 | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 | 190 | 191 | 192 | 193 | 194 | 195 | 196 | 197 | 198 | 199 | 200 | 201 | 202 | 203 | 204 | 205 | 206 | 207 | 208 | 209 | 210 | 211 | 212 | 213 | 214 | 215 | 216 | 217 | 218 | 219 | 220 | 221 | 222 | 223 | 224 | 225 | 226 | 227 | 228 | 229 | 230 | 231 | 232 | 233 | 234 | 235 | 236 | 237 | 238 | 239 | 240 | 241 | 242 | 243 | 244 | 245 | 246 | 247 | 248 | 249 | 250 | 251 | 252 | 253 | 254 | 255 | 256 | 257 | 258 | 259 | 260 | 261 | 262 | 263 | 264 | 265 | 266 | 267 | 268 | 269 | 270 | 271 | 272 | 273 | 274 | 275 | 276 | 277 | 278 | 279 | 280 | 281 | 282 | 283 | 284 | 285 | 286 | 287 | 288 | 289 | 290 | 291 | 292 | 293 | 294 | 295 | 296 | 297 | 298 | 299 | 300 | 301 | 302 | 303 | 304 | 305 | 306 | 307 | 308 | 309 | 310 | 311 | 312 | 313 | 314 | 315 | 316 | 317 | 318 | 319 | 320 | 321 | 322 | 323 | 324 | 325 | 326 | 327 | 328 | 329 | 330 | 331 | 332 | 333 | 334 | 335 | 336 | 337 | 338 | 339 | 340 | 341 | 342 | 343 | 344 | 345 | 346 | 347 | 348 | 349 | 350 | 351 | 352 | 353 | 354 | 355 | 356 | 357 | 358 | 359 | 360 | 361 | 362 | 363 | 364 | 365 | 366 | 367 | 368 | 369 | 370 | 371 | 372 | 373 | 374 | 375 | 376 | 377 | 378 | 379 | 380 | 381 | 382 | 383 | 384 | 385 | 386 | 387 | 388 | 389 | 390 | 391 | 392 | 393 | 394 | 395 | 396 | 397 | 398 | 399 | 400 | 401 | 402 | 403 | 404 | 405 | 406 | 407 | 408 | 409 | 410 | 411 | 412 | 413 | 414 | 415 | 416 | 417 | 418 | 419 | 420 | 421 | 422 | 423 | 424 | 425 | 426 | 427 | 428 | 429 | 430 | 431 | 432 | 433 | 434 | 435 | 436 | 437 | 438 | 439 | 440 | 441 | 442 | 443 | 444 | 445 | 446 | 447 | 448 | 449 | 450 | 451 | 452 | 453 | 454 | 455 | 456 | 457 | 458 | 459 | 460 | 461 | 462 | 463 | 464 | 465 | 466 | 467 | 468 | 469 | 470 | 471 | 472 | 473 | 474 | 475 | 476 | 477 | 478 | 479 | 480 | 481 | 482 | 483 | 484 | 485 | 486 | 487 | 488 | 489 | 490 | 491 | 492 | 493 | 494 | 495 | 496 | 497 | 498 | 499 | 500 | 501 | 502 | 503 | 504 | 505 | 506 | 507 | 508 | 509 | 510 | 511 | 512 | 513 | 514 | 515 | 516 | 517 | 518 | 519 | 520 | 521 | 522 | 523 | 52 |
|--|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|
|--|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|



FUNCTION TABLE		
DATA INPUT P, Q	OUTPUTS	
	$\overline{P=Q}$	$\overline{P>Q}$
$P=Q$	L	H
$P>Q$	H	L
$P<Q$	H	H


# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
$I_{CC}$	MAX	70	0.11	mA
$I_{OH}$	MAX	-0.4	-4	mA
$I_{OL}$	MAX	24	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
$t_{PLH}$	P	$\overline{P=Q}$	MAX	25	69
$t_{PHL}$				25	69
$t_{PLH}$	Q	$\overline{P=Q}$	MAX	25	69
$t_{PHL}$				25	69
$t_{PLH}$	P	$\overline{P>Q}$	MAX	30	69
$t_{PHL}$				30	69
$t_{PLH}$	Q	$\overline{P>Q}$	MAX	30	69
$t_{PHL}$				30	69

UNIT: ns




## 8-BIT IDENTITY COMPARATOR

- Totem-Pole Outputs
- Hysteresis at P and Q Inputs

FUNCTION TABLE

DATA INPUT	DATA OUTPUT	DATA OUTPUT
P=Q	L	L
P>Q	H	L
P<Q	H	H

Logic Diagram



FUNCTION TABLE		
DATA INPUT P, Q	OUTPUTS	
	P=Q	P>Q
P=Q	L	H
P>Q	H	L
P<Q	H	H

# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
ICC	MAX	65	0.08	mA
IQH	MAX	-0.4	-4	mA
IOL	MAX	24	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
tPLH	P	$\overline{P=Q}$	MAX	25	69
				25	69
tPHL	Q	$\overline{P=Q}$	MAX	25	69
				25	69
tPLH	P	$\overline{P>Q}$	MAX	30	69
				30	69
tPHL	Q	$\overline{P>Q}$	MAX	30	69
				30	69

UNIT: ns

8-BIT IDENTITY COMPARATOR  
 • Tristate Outputs  
 • Hysteresis on P and Q Inputs




## 8-BIT IDENTITY COMPARATOR

- Totem-Pole Outputs
- Hysteresis at P and Q Inputs

FUNCTION TABLE		
DATA INPUT	Q	P
H	L	H
L	H	L
H	H	H
L	L	L

Logic Diagram



FUNCTION TABLE				
DATA P, Q	INPUTS ENABLE		OUTPUTS	
	G1	G2	P=Q	P>Q
P=Q	L	L	L	H
P>Q	L	L	H	L
P<Q	L	L	H	H
X	H	H	H	H


# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
I <sub>CC</sub>	MAX	75	mA
I <sub>OH</sub>	MAX	-0.4	mA
I <sub>OL</sub>	MAX	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t <sub>PLH</sub>	P	$\overline{P=Q}$	MAX	25
t <sub>PHL</sub>		$\overline{P=Q}$		30
t <sub>PLH</sub>	Q	$\overline{P=Q}$	MAX	25
t <sub>PHL</sub>		$\overline{P=Q}$		30
t <sub>PLH</sub>	$\overline{G1}$	$\overline{P=Q}$	MAX	20
t <sub>PHL</sub>		$\overline{P=Q}$		30
t <sub>PLH</sub>	P	$\overline{P>Q}$	MAX	30
t <sub>PHL</sub>		$\overline{P>Q}$		30
t <sub>PLH</sub>	Q	$\overline{P>Q}$	MAX	30
t <sub>PHL</sub>		$\overline{P>Q}$		30
t <sub>PLH</sub>	$\overline{G2}$	$\overline{P>Q}$	MAX	30
t <sub>PHL</sub>		$\overline{P>Q}$		25

UNIT: ns





PARAMETER	INPUTS	OUTPUT
$P = Q$	19	

FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE $\bar{G}$	$P=Q$
$P=Q$	L	L
$P>Q$	L	H
$P<Q$	L	H
X	H	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	65	19	0.08	0.16	0.16	mA
$I_{OH}$	MAX	-0.4	-2.6	-4	-4	-4	mA
$I_{OL}$	MAX	24	24	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	SN74 HC	CD74 HC	CD74 HCT
$t_{PLH}$	P	$P = \bar{Q}$	MAX	18	12	53	51	51
$t_{PHL}$				23	20	53	51	51
$t_{PLH}$	Q	$P = \bar{Q}$	MAX	18	12	53	51	51
$t_{PHL}$				23	20	53	51	51
$t_{PLH}$	$\bar{G}$	$P = \bar{Q}$	MAX	18	12	30	36	36
$t_{PHL}$				20	22	30	36	36

UNIT: ns






# **SYNCHRONOUS UP/DOWN COUNTER WITH OUTPUT REGISTER, MULTIPLEXED THREE-STATE OUTPUT**

- Multiplexed Outputs for Counter or Latched Data
- 3-State Outputs Drive Bus Lines Directly
- Binary Counter, Direct Clear

FUNCTION TABLE

INPUTS	OUTPUT
DATA	ENABLE
R/D	0
L	L
H	H
L	L
H	H
L	L
H	H

**Logic Diagram**




# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	70	mA
I <sub>OH</sub>	Q	MAX	-2.6	mA
	RCO		-0.4	mA
I <sub>OL</sub>	Q	MAX	24	mA
	RCO		8	mA

## SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
t <sub>w</sub>	CCK			MIN	25
	RCK				25
t <sub>su</sub>	A thru D			MIN	30
	ENT, ENP				30
	U/D				35
t <sub>b</sub>				MIN	0
TP <sub>LH</sub>		CCK ↑	RCO	MAX	40
TP <sub>HL</sub>					40
TP <sub>LH</sub>		ENT	RCO	MAX	20
TP <sub>HL</sub>					20
TP <sub>LH</sub>		CCK ↑	Q	MAX	20
TP <sub>HL</sub>					25
TP <sub>LH</sub>		RCK ↑	Q	MAX	20
TP <sub>HL</sub>					25
TP <sub>LH</sub>		CCLR ↓	Q	MAX	40
TP <sub>HL</sub>					25
TP <sub>LH</sub>		R / C	Q	MAX	25
TP <sub>HL</sub>					25

UNIT: ns




# **SYNCHRONOUS UP/DOWN COUNTER WITH OUTPUT REGISTER, MULTIPLEXED THREE-STATE OUTPUT**

- Multiplexed Outputs for Counter or Latched Data
- 3-State Outputs Drive Bus Lines Directly
- Binary Counter, Synchronous Clear

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Operating Temperature	T <sub>amb</sub>	-40		85	°C
Storage Temperature	T <sub>stg</sub>	-65		150	°C



# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I <sub>CC</sub>		MAX	70	mA
I <sub>OH</sub>	Q	MAX	-2.6	mA
	RCO	MAX	-0.4	mA
I <sub>OL</sub>	Q	MAX	24	mA
	RCO	MAX	8	mA

## SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
t <sub>w</sub>	CCK			MIN	25
	RCK			MIN	25
t <sub>su</sub>	A thru D			MIN	30
	ENT, ENP			MIN	30
	U/D			MIN	35
	CCLR			MIN	30
t <sub>h</sub>				MIN	0
TP <sub>LH</sub>		CCK ↑	RCO	MAX	40
TP <sub>LH</sub>				MAX	40
TP <sub>LH</sub>		ENT	RCO	MAX	20
TP <sub>LH</sub>				MAX	20
TP <sub>LH</sub>		CCK ↑	Q	MAX	20
TP <sub>LH</sub>				MAX	25
TP <sub>LH</sub>		RCK ↑	Q	MAX	20
TP <sub>LH</sub>				MAX	25
TP <sub>LH</sub>		R/C	Q	MAX	25
TP <sub>LH</sub>				MAX	25

UNIT: ns

- Eliminate the Need for 3-State Output Protection
- Input Reduces dc Loading
- Open-Collector Versions of SN7AAS240A

## Logic Diagram



## RECOMMENDED SWITCHING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
t <sub>w</sub>	MAX	25	ns
t <sub>su</sub>	MAX	30	ns
t <sub>h</sub>	MIN	0	ns
TP <sub>LH</sub>	MAX	40	ns


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	UNIT
t <sub>w</sub>	A	Q	MAX	25	ns
t <sub>su</sub>	A	Q	MAX	30	ns
t <sub>h</sub>	Q	Q	MIN	0	ns
TP <sub>LH</sub>	A	Q	MAX	40	ns

● Open-Collector Versions of SN74AS240A

As	CS	KAS	Q	AS
As	Y	KAS	QSR	AS

Logic Diagram



RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	AS	SN74 BCT	UNIT
$I_{CC}$	MAX	80	86	mA
$V_{OH}$	MAX	5.5	5.5	V
$I_{OL}$	MAX	64	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	SN74 BCT
$t_{PLH}$	A	Y	MAX	19	11.3
$t_{PHL}$	A	Y	MAX	6	4.2
$t_{PLH}$	$\overline{OE}$	Y	MAX	19.5	16.5
$t_{PHL}$	$\overline{OE}$	Y	MAX	7.5	10.3

UNIT:ns

# Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	SN74 BCT	SN64 BCT	UNIT
I <sub>CC</sub>	MAX	95	77	77	mA
V <sub>OH</sub>	MAX	5.5	5.5	5.5	V
I <sub>OL</sub>	MAX	64	64	64	mA

PARAMETER	MAX or MIN	AS	SN74 BCT	SN64 BCT	UNIT
t <sub>PLH</sub>	18.5	10.1	10.1	10.1	ns
t <sub>PHL</sub>	6	6.6	6.6	6.6	ns
t <sub>PLH</sub>	20	19.7	19.7	19.7	ns
t <sub>PHL</sub>	7	6.9	6.9	6.9	ns
t <sub>PLH</sub>	21	18	18	18	ns
t <sub>PHL</sub>	7.5	8.5	8.5	8.5	ns

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	SN74 BCT	SN64 BCT
t <sub>PLH</sub>	A	Y	MAX	18.5	10.1	10.1
t <sub>PHL</sub>	A	Y	MAX	6	6.6	6.6
t <sub>PLH</sub>	1OE	1Y	MAX	20	19.7	19.7
t <sub>PHL</sub>	1OE	1Y	MAX	7	6.9	6.9
t <sub>PLH</sub>	2OE	2Y	MAX	21	18	18
t <sub>PHL</sub>	2OE	2Y	MAX	7.5	8.5	8.5

UNIT:ns

## OCTAL BUFFER/LINE DRIVER/LINE RECEIVER WITH OPEN-COLLECTOR OUTPUTS

- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Open-Collector Versions of SN74ALS244 and SN74AS244

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 BCT	UNIT
$I_{CC}$	MAX	19	94	76	mA
$V_{OH}$	MAX	5.5	5.5	5.5	V
$I_{OL}$	MAX	24	64	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 BCT
$t_{PLH}$	A	Y	MAX	15	18.5	10
$t_{PHL}$	A	Y	MAX	12	6	7.2
$t_{PLH}$	$\overline{OE}$	Y	MAX	16	18.5	17.5
$t_{PHL}$	$\overline{OE}$	Y	MAX	13	7	9.9

UNIT:ns

## HEX 2-INPUT NAND DRIVERS

- $Y = \overline{A \cdot B}$
- High Capacitive-Drive Capability

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74HC	UNIT
$I_{CC}$	MAX	12	27	0.08	mA
$I_{OH}$	MAX	-15	-48	-6	mA
$I_{OL}$	MAX	24	48	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74HC
$t_{PLH}$	A, B	Y	MAX	7	4	25
$t_{PHL}$			MAX	8	4	25

UNIT: ns



## 805

### HEX 2-INPUT NOR DRIVERS

- $Y = \overline{A + B}$
- High Capacitive-Drive Capability

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	SN74 HC	UNIT
$I_{CC}$	MAX	14	32	0.08	mA
$I_{OH}$	MAX	-15	-48	-6	mA
$I_{OL}$	MAX	24	48	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC
$t_{PLH}$	A, B	Y	MAX	7	4.3	24
$t_{PHL}$			MAX	8	4.3	24

UNIT:ns

Logic Diagram



## 808

### HEX 2-INPUT AND DRIVERS

- $Y = A + B$
- High Capacitive-Drive Capability

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	AS	UNIT
$I_{CC}$	MAX	0.08	33	mA
$I_{OH}$	MAX	-6	-48	mA
$I_{OL}$	MAX	6	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	AS
$t_{PLH}$	A, B	Y	MAX	25	6
$t_{PHL}$			MAX	25	6

UNIT:ns


Logic Diagram



# 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUT

- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	ABT	LVC	UNIT
I <sub>CC</sub>	MAX	113	38	0.01	mA
I <sub>OH</sub>	MAX	-24	-32	-24	mA
I <sub>OL</sub>	MAX	48	64	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	ABT	LVC 3V
t <sub>ov</sub>	High		MIN	8	2.9	3.3
	Low		MIN	8	3.8	3.3
t <sub>ou</sub>			MIN	6	2.1	1.9
			MIN	0	1.3	1.5
t <sub>PLH</sub>	CLK	Q	MAX	7.5	6.2	7.3
t <sub>PHL</sub>				13	6.7	7.3
t <sub>PZH</sub>	OE	Q	MAX	11	5.8	7.6
t <sub>PZL</sub>				12	6.3	7.6
t <sub>PHZ</sub>	OE	Q	MAX	8	6.7	6.2
t <sub>PLZ</sub>				8	6.5	6.2

UNIT: ns

## 9-BIT BUS INTERFACE FLIP-FLOP WITH 3-STATE OUTPUT

- Functionally Equivalent to AMD's AM29823 and AM29824
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q <sub>0</sub>
H	X	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	ABT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	103	38	0.01	mA
I <sub>OH</sub>	MAX	-24	-32	-24	mA
I <sub>OL</sub>	MAX	48	64	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	ABT	LVC 3V
t <sub>w</sub>	CLR "L"		MIN	6.5	5.5	3.3
	CLK "H"			8	2.9	3.3
	CLK "L"			8	3.8	3.3
t <sub>su</sub>	CLR		MIN	8	2.5	1
	DATA			6	2.1	1.3
	CLKEN "H"			7.5	2	1.8
	CLKEN "L"			-	3.3	1.8
	DATA			-	1.3	2
t <sub>h</sub>	CLKEN "H"		MIN	-	1	-
	CLKEN "L"			0	2	1.3
	DATA			7.5	6.8	8
t <sub>PLH</sub>	CLK	Q	MAX	13	6.7	8
t <sub>PHL</sub>	CLR	Q	MAX	15.5	7.1	7.9
t <sub>PZH</sub>	OE	Q	MAX	11	6	7.2
t <sub>PZL</sub>	OE	Q	MAX	12	6.5	7.2
t <sub>PHZ</sub>	OE	Q	MAX	8	7.5	6
t <sub>PLZ</sub>	OE	Q	MAX	8	6.9	6

UNIT: ns

### 8-BIT BUS INTERFACE FLIP-FLOP WITH 3-STATE OUTPUT

- Improved  $I_{OH}$  Specifications (Max: -24mA)
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State

### Logic Diagram



**FUNCTION TABLE**

INPUTS					OUTPUT
OE	CLR	CLK	CLKEN	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q <sub>0</sub>
H	X	X	X	X	Z


**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	AS	UNIT
I <sub>CC</sub>	MAX	95	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

**SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
t <sub>CL</sub>	CLR "L"	Q	MIN	4
	CLK "H"			8
	CLK "L"			8
t <sub>su</sub>	CLR	Q	MIN	8
	DATA			6
	CLKEN			6
t <sub>h</sub>			MIN	0
TP <sub>LH</sub>	CLK	Q	MAX	7.5
TP <sub>HL</sub>	CLR	Q	MAX	13
TP <sub>ZH</sub>	OE	Q	MAX	11
TP <sub>ZL</sub>				12
TP <sub>HZ</sub>	OE	Q	MAX	8
TP <sub>LZ</sub>				8

UNIT: ns



**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	AS	UNIT
V <sub>CC</sub>	MAX	5.0	V
V <sub>EE</sub>	MAX	0.0	V
I <sub>CC</sub>	MAX	95	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

**SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
W <sub>L</sub>	A	Q	MAX	6.3
W <sub>H</sub>				6.3
W <sub>PH</sub>	OE			1.3
W <sub>PL</sub>			MAX	1.3
W <sub>H</sub>	OE	Q	MAX	1.3
W <sub>L</sub>			MAX	1.3

## 10-BIT BUFFERS/BUS DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	H	H
L	L	L	L
X	H	X	Z
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	AC 11	ACT 11	LVC 3V	UNIT
I <sub>CC</sub>	MAX	40	0.08	0.08	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC 11	ACT 11	LVC 3V	
TPH1	A	Y	MAX	4.8	8.7	9.2	6.7	
TPHL				4.7	9.7	11.2	6.7	
TPZH	OE		MAX	5.9	9.7	11.3	7.3	
TPZL				6.9	13	14	7.3	
TPHZ	OE		MAX	6.8	9.1	12	6.7	
TPLZ				6.9	8.8	11.6	6.7	

UNIT: ns

Logic Diagram



To Nine Other Channels

## 10-BIT BUFFERS/BUS DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	H	L
L	L	L	H
X	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	AC 11	ACT 11	LVC 3V	UNIT
I <sub>CC</sub>	MAX	0.08	0.08	0.01	mA
I <sub>OH</sub>	MAX	-24	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AC 11	ACT 11	LVC 3V
tPLH	A	Y	MAX	9.5	10.2	6.7
tPHL				10.4	11.7	6.7
tPZH	OE		MAX	10.7	12.1	7.3
tPZL				13.2	14.7	7.3
tPHZ	OE		MAX	9.6	12.3	6.7
tPLZ				9.2	11.7	6.7

UNIT: ns

Logic Diagram



To Nine Other Channels

## HEX 2-INPUT OR DRIVERS

- $Y = A + B$
- High Capacitive-Drive Capability

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ALS	AS	SN74 HC	UNIT
$I_{CC}$	MAX	16	36	0.08	mA
$I_{OH}$	MAX	-15	-48	-6	mA
$I_{OL}$	MAX	24	48	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC
$t_{PLH}$	A, B	Y	MAX	9	6.3	25
$t_{PHL}$			MAX	8	6.3	25


UNIT:ns

Logic Diagram





## Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUTS AND I/O				FUNCTION
OEB	OEA	CLR	CLK	A <sub>i</sub> Σ OF H's	B <sub>i</sub> Σ OF H's	A	B	PARITY	ERR	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	H	↑	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
X	X	L	X	X	X	X	NA	NA	H	Check error flag register
H	H	L	↑	No ↑ X Odd Even	X	Z	Z	Z	NC H H L	Isolation
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR <sub>n-1</sub>	FUNCTION
CLR	CLK	POINT P			
H	↑	H	H	H	Sample
H	↑	X	L	H	
H	↑	L	X	L	
L	X	X	X	H	Clear

† The state of ERR before any changes at CLR, CLK, or point P

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	38	mA
I <sub>QH</sub>	MAX	-32	mA
I <sub>OL</sub>	MAX	64	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	A or B	B or A	MAX	5.3
t <sub>PHL</sub>				5.3
t <sub>PLH</sub>	A	PARITY	MAX	11.2
t <sub>PHL</sub>				11
t <sub>PZH</sub>	$\overline{\text{OE}}$	PARITY	MAX	10.5
t <sub>PZL</sub>				10
t <sub>PLH</sub>	CLR	ERR	MAX	5.2
t <sub>PHL</sub>	CLK			6.2
t <sub>PZH</sub>	$\overline{\text{OE}}$	A,B, or PARITY	MAX	6.5
t <sub>PZL</sub>				6.5
t <sub>PHZ</sub>	$\overline{\text{OE}}$	A,B, or PARITY	MAX	7.9
t <sub>PLZ</sub>				8.1

UNIT: ns

## 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus-Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State

### Logic Diagram



### To Nine Other Channels

FUNCTION TABLE

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	L
L	H	L	H
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	ABT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	62	94	38	0.01	mA
I <sub>QH</sub>	MAX	-2.6	-24	-32	-24	mA
I <sub>OL</sub>	MAX	24	48	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	ABT	LVC 3V
t <sub>sw</sub>				20	4	3.3	3.3
t <sub>su</sub>	High		MIN	10	2.5	2.5	2.1
t <sub>su</sub>	Low			10	2.5	1.5	2.1
t <sub>b</sub>				5	2.5	1.5	1
t <sub>PLH</sub>	D	Q	MAX	13	6.5	6.2	6.7
t <sub>PHL</sub>				13	10.5	6.2	6.7
t <sub>PLH</sub>	LE	Q	MAX	21	12	6.5	7.6
t <sub>PHL</sub>				26	12	6.7	7.6
t <sub>PZH</sub>	OE	Q	MAX	12	14	5.3	7.2
t <sub>PZL</sub>				12	16	6.3	7.2
t <sub>PHZ</sub>	OE	Q	MAX	10	8	7.1	5.9
t <sub>PLZ</sub>				12	8	6.5	5.9

UNIT: ns



FUNCTION TABLE

INPUTS					OUTPUT
PRE	CLR	OE	LE	D	
L	H	L	X	X	H
H	L	L	X	X	L
L	L	L	X	X	H
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>0</sub>
X	X	H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	ABT	UNIT
I <sub>CC</sub>	MAX	67	92	34	mA
I <sub>OH</sub>	MAX	-2.6	-24	-32	mA
I <sub>OL</sub>	MAX	24	48	64	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS	AS	ABT
t <sub>w</sub>	CLR "L"			MIN	35	4	5.5
	PRE "L"				35	4	4.5
	LE "H"				20	4	-
	LE "L"				-	4	3.4
t <sub>su</sub>	LE "L"			MIN	10	2.5	2.5
	LE "H"				10	2.5	3
	PRE inactive				-	15	1.6
	CLR inactive				-	14	2
t <sub>h</sub>	LE "L"			MIN	5	2.5	1
	LE "H"				5	2.5	1.5
I <sub>PLH</sub>		D	Q	MAX	13	6.5	6.7
I <sub>PHL</sub>					18	9	7.2
I <sub>PLH</sub>		LE	Q	MAX	21	12	7.2
I <sub>PHL</sub>					26	12	6.9
I <sub>PLH</sub>		CLR	Q	MAX	-	-	7.1
I <sub>PHL</sub>					23	13	8
I <sub>PLH</sub>		PRE	Q	MAX	22	10	7.4
I <sub>PHL</sub>					-	-	7.2
I <sub>PZH</sub>		OE	Q	MAX	12	10.5	5.7
I <sub>PZL</sub>					14	13.5	6.5
I <sub>PHZ</sub>		OE	Q	MAX	10	8	6.8
I <sub>PLZ</sub>					12	8	5.9


UNIT: ns

## 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

TUTUO	STURR				
	0	1	2	3	4
H	X	X	J	H	J
J	X	X	J	J	H
H	X	X	J	J	J
J	J	H	J	H	H
H	H	H	J	H	H
00	X	J	J	H	H
X	X	X	H	X	X

Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUT AND I/Os				FUNCTION
OEB	OE $\bar{A}$	CLR	LE	A $\Sigma$ OF H	B $\Sigma$ OF H	A	B	PARITY	ERR $\dagger$	
L	H	X	X	Odd	NA	NA	A	L	NA	A data to B bus and generate parity
H	L	H	L	NA	Odd	B	NA	NA	H	B data to A bus and check parity
H	L	H	H	X	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	L	H	X	X	Z	Z	Z	NC	Isolation $\S$ (parity check)
H	H	L	L	L	Odd				H	
H	H	H	L	L	H				L	
L	L	X	X	Odd	NA	NA	A	H	NA	A data to B bus and generate inverted parity

INPUTS		INTERNAL TO DEVICE POINT P	OUTPUT PRE-STATE ERR $_{n-1}\dagger$	OUTPUT ERR	FUNCTION
CLR	LE				
L	L	L	X	L	Pass
H	L	L	X	L	Sample
H	L	X	L	L	
L	H	X	X	H	Clear
H	H	X	L	L	Store

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	38	mA
I <sub>OH</sub>	MAX	-32	mA
I <sub>OL</sub>	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	A or B	B or A	MAX	5.3
				5.3
t <sub>PLH</sub>	A	PARITY	MAX	11.2
t <sub>PHL</sub>				11
t <sub>PLH</sub>	$\overline{OE}$	PARITY	MAX	10.5
t <sub>PHL</sub>				10
t <sub>PLH</sub>	$\overline{CLR}$	ERR	MAX	6.2
t <sub>PLH</sub>	$\overline{LE}$	ERR	MAX	6
t <sub>PHL</sub>				6.6
t <sub>PLH</sub>	B or PARITY	ERR	MAX	11.7
t <sub>PHL</sub>				12.8
t <sub>PZH</sub>	$\overline{OE}$	A or B or PARITY	MAX	6.7
t <sub>PZL</sub>				6.7
t <sub>PHZ</sub>	$\overline{OE}$	A or B or PARITY	MAX	7.9
t <sub>PLZ</sub>				8.1

UNIT: ns




## HEX 2-TO-1 UNIVERSAL MULTIPLEXERS

- Select True or Complementary Data
- Perform AND/NAND (Masking) of A or B Operand
- Cascadable to Expand Number of Operands
- Detect Zeros on A or B Operands
- 3-State Outputs Interface Directly with System Bus

FUNCTION TABLE												
SELECT AND DATA				FUNCTION				FUNCTION				
S <sub>1</sub>	S <sub>0</sub>	A	B	Y	S <sub>1</sub>	S <sub>0</sub>	A	Y	S <sub>1</sub>	S <sub>0</sub>	A	Y
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	1	0
0	0	1	0	1	0	0	1	1	0	0	1	1
0	0	1	1	1	0	0	1	1	0	1	1	1
0	1	0	0	0	0	1	0	0	0	1	0	0
0	1	0	1	0	0	1	1	0	0	1	1	0
0	1	1	0	1	0	1	1	1	0	1	1	1
0	1	1	1	1	0	1	1	1	0	1	1	1
1	0	0	0	0	1	0	0	0	1	0	0	0
1	0	0	1	0	1	0	1	0	1	0	1	0
1	0	1	0	1	1	0	1	1	1	0	1	1
1	0	1	1	1	1	0	1	1	1	0	1	1
1	1	0	0	0	1	1	0	0	1	1	0	0
1	1	0	1	0	1	1	1	0	1	1	1	0
1	1	1	0	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1

Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

B to GAM	TURNU	TURNU	RTT(MAN)
GAM	A to B	B to A	A
GAM	A to B	A330 to B430	B
GAM	A to B	A330 to B430	C

UNIT: ns

# 861 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS

FUNCTION TABLE		
INPUTS OEAB OEBA		OPERATION
L	H	A data to B bus
H	L	B data to A bus
H	H	Isolation
L	L	Latch A and B (A = B)


## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVC 3V	UNIT
I <sub>CC</sub>	MAX	38	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVC 3V
TP <sub>LH</sub>	A or B	B or A	MAX	5.2	6.4
TP <sub>HL</sub>				4.9	6.4
TP <sub>ZH</sub>	OEAB or OEBA	B or A	MAX	5.9	7
TP <sub>ZL</sub>				6.9	7
TP <sub>HZ</sub>	OEAB or OEBA	B or A	MAX	7.5	5.9
TP <sub>LZ</sub>				7.1	5.9

UNIT: ns



To Nine Other Channels					
TIME	OE	OEBA	OEAB	OEBA	OEAB
0	0	0	0	0	0
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	0
4	0	0	0	0	0
5	0	0	0	0	0
6	0	0	0	0	0
7	0	0	0	0	0
8	0	0	0	0	0
9	0	0	0	0	0

TIME	OE	OEBA	OEAB	OEBA	OEAB
0	0	0	0	0	0
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	0
4	0	0	0	0	0
5	0	0	0	0	0
6	0	0	0	0	0
7	0	0	0	0	0
8	0	0	0	0	0
9	0	0	0	0	0

# 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

## ● 3-State Outputs

FUNCTION TABLE

INPUTS				OPERATION
OEBA1	OEAB2	OEBA1	OEBA2	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	A to B
H	X	L	L	B to A
X	H	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	
X	H	X	H	
X	H	H	X	

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVC 3V	UNIT
ICC	MAX	38	0.01	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVC 3V
t <sub>PLH</sub>	A or B	B or A	MAX	5.7	6.1
t <sub>PHL</sub>				3.9	6.1
t <sub>PZH</sub>	$\overline{OE}$	A or B	MAX	5.5	7.2
t <sub>PZL</sub>				5.4	7.2
t <sub>PHZ</sub>	$\overline{OE}$	A or B	MAX	6.7	6.3
t <sub>PLZ</sub>				6.9	6.3

UNIT: ns

Logic Diagram





FUNCTION TABLE

S1	S0	FUNCTION
L	L	Clear
L	H	Count down
H	L	Load
H	H	Count up

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	45	195	mA
I <sub>OH</sub>	MAX	-0.4	-2	mA
I <sub>OL</sub>	MAX	8	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	35	50
t <sub>w</sub>	CLK (clock)		MIN	14	10
	S0 and S1 (clear)			10	10
t <sub>su</sub>	Data input A-H			10	4
	ENP or ENT			15	8
	S0 low and S1 high (load)		MIN	12	10
	S0 and S1 low (clear)			-	10
	S0 high and S1 low (count down)			12	40
	S0 and S1 high (count up)			12	40
t <sub>h</sub>	S0 high after S1 ↑ or S1 high after S0 ↑		MIN	3	-
	Data input A-H			0	0
t <sub>PLH</sub>	CLK	$\overline{RCO}$	MAX	14	22
t <sub>PHL</sub>				14	16
t <sub>PLH</sub>	CLK	Any Q	MAX	16	11
t <sub>PHL</sub>				16	15
t <sub>PLH</sub>	ENT	$\overline{RCO}$	MAX	14	10
t <sub>PHL</sub>				9	17
t <sub>PLH</sub>	ENP	$\overline{RCO}$	MAX	-	14
t <sub>PHL</sub>				-	17
t <sub>PHL</sub>	S0, S1 (clear mode)	Any Q	MAX	26	-
t <sub>PLH</sub>	S0 or S1 (count up/down)	$\overline{RCO}$	MAX	16	-
t <sub>PHL</sub>				16	-
t <sub>PHL</sub>	S0 or S1 (clear mode)	$\overline{RCO}$	MAX	16	21

UNIT f<sub>max</sub> : MHz other : ns

## 8-BIT SYNCHRONOUS BIDIRECTIONAL COUNTER

- Fully Programmable with Synchronous Counting and Loading
- Synchronous Clear
- Ripple-Carry Output for n-Bit Cascading


FUNCTION TABLE

FUNCTION	EN	ENP
Clear	L	X
Count Up	H	L
Count Down	L	L
Count Up	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SYMBOL	UNIT
Supply Voltage	MAX	V <sub>CC</sub>	V
Input Voltage	MAX	V <sub>I</sub>	V
Output Voltage	MAX	V <sub>O</sub>	V

Logic Diagram



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT
Propagation Delay	CLK	QA, QB, QC, QD, QE, QF, QG, QH
Setup Time	Inputs	Outputs
Hold Time	Inputs	Outputs
Power Dissipation		
Operating Temperature		

FUNCTION TABLE

S1	S0	FUNCTION
L	L	Clear
L	H	Count down
H	L	Load
H	H	Count up

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	45	195	mA
I <sub>OH</sub>	MAX	-0.4	-2	mA
I <sub>OL</sub>	MAX	8	20	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	35	45
t <sub>w</sub>	CLK		MIN	14	11
t <sub>su</sub>	Data input A-H			10	5
	ENP or ENT			15	9
	S0 low and S1 high (load)		MIN	13	11
	S0 and S1 low (clear)			13	11
	S0 high and S1 low (count down)			13	50
t <sub>h</sub>	S0 and S1 high (count up)			13	50
	S0 high after S1 ↑ or S1 high after S0 ↑		MIN	3	-
	Data input A-H			0	0
t <sub>PLH</sub>	CLK	RCO	MAX	14	35
t <sub>PHL</sub>	CLK	Any Q	MAX	14	18
t <sub>PLH</sub>	CLK	Any Q	MAX	16	11
t <sub>PHL</sub>	CLK	Any Q	MAX	16	15
t <sub>PLH</sub>	ENT	RCO	MAX	14	15
t <sub>PHL</sub>	ENT	RCO	MAX	9	17
t <sub>PLH</sub>	ENP	RCO	MAX	-	19
t <sub>PHL</sub>	ENP	RCO	MAX	-	18
t <sub>PLH</sub>	S1 (count up/down)	RCO	MAX	15	-
t <sub>PHL</sub>	S1 (count up/down)	RCO	MAX	15	-
t <sub>PLH</sub>	S0 (clear/load)	RCO	MAX	16	-
t <sub>PHL</sub>	S0 (clear/load)	RCO	MAX	12	-

UNIT f<sub>max</sub> : MHz other : ns



# Logic Diagram



FUNCTION TABLE

FILE SELECT			INPUT/OUTPUT	
S0	S1	FILE SEL	S2 S3	I/O SEL
L	L	1R to A, 1R to B	L L	A out B A out, B out
H	L	2R to A, 1R to B		
L	H	1R to A, 2R to B		
H	H	2R to A, 2R to B		
L	L	A to 1R, 1R to B	H L	A in B A in, B out
H	L	A to 2R, 1R to B		
L	H	A to 1R, 2R to B		
H	H	A to 2R, 2R to B		
L	L	1R to A, B to 1R	L H	A out B A out, B in
L	L	2R to A, B to 1R		
L	H	1R to A, B to 2R		
H	H	2R to A, B to 2R		
L	L	B to 1R	H H	A in B in A in, B
H	L	A to 2R, B to 1R		
L	H	A to 1R, B to 2R		
H	H	B to 2R		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	110	190	mA
I <sub>OL</sub>	MAX	24	48	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>w</sub>	write		MIN	12	12
t <sub>su</sub>	Address before write ↓		MIN	5	5
	Data before write ↑			15	15
	Select before write ↓			12	12
t <sub>h</sub>	Address before write ↓		MIN	0	0
	Data before write ↑			0	0
	Select before write ↓			12	12
t <sub>st</sub> (A)	Any A	Any DQ	MAX	19	15
t <sub>st</sub> (S)	S0	Any DQA	MAX	15	13
	S1	Any DQB		15	13
t <sub>dis</sub>	S2	Any DQA	MAX	14	11
	S3	Any DQB		14	11
t <sub>en</sub>	S2	Any DQA	MAX	17	12
	S3	Any DQB		17	12
t <sub>pd</sub>	W	Any DQ	MAX	23	19
	DA	DQB		26	22
	DQB	DQA		26	22

UNIT: ns

## DUAL 4-BIT D-TYPE LATCHES

- 3-State Buffers—Type Outputs Drive Bus Lines
- Directly
- Bus-Structured Pinout
- Asynchronous Clear

FUNCTION TABLE

INPUTS	ENABLE		OUTPUT	
	EN	ENB	Q	QB
L	X	X	0	1
L	0	0	0	1
L	0	1	0	1
L	1	0	0	1
L	1	1	0	1
H	X	X	1	0
H	0	0	1	0
H	0	1	1	0
H	1	0	1	0
H	1	1	1	0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	110	190	mA
I <sub>OL</sub>	MAX	24	48	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA

SWITCHING CHARACTERISTICS

X	17	12	MAX or MIN	INPUT	OUTPUT	PARAMETER	CLOCK		ns
	23	19					12.5	10	
	26	22					15	12	
	26	22					15	12	
1	0		MIN				12.5	10	ns
2	0						15	12	ns
3	1								ns
4	0								ns
5	0		MAX	0	0				ns
6	0								ns
7	0								ns
8	0								ns
9	0		MAX	0	1				ns
10	0								ns
11	0								ns
12	0								ns
13	0		MAX	0	0				ns
14	0								ns
15	0								ns
16	0								ns
17	0		MAX	0	0				ns
18	0								ns
19	0								ns
20	0								ns

## DUAL 4-BIT D-TYPE LATCHES

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Asynchronous Clear

FUNCTION TABLE

OE	INPUTS			OUTPUT
	CLR	ENABLE LE	D	
L	L	X	X	L
L	H	H	H	H
L	H	H	L	L
L	H	L	X	Q <sub>0</sub>
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	31	129	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>w</sub>	CLR low		MIN	15	5
	LE high			10	5
t <sub>su</sub>				10	2
t <sub>h</sub>				7	4.5
tp <sub>LH</sub>	D	Q	MAX	14	9.5
tp <sub>HL</sub>				14	7.5
tp <sub>LH</sub>	LE	Q	MAX	22	13
tp <sub>HL</sub>				21	7.5
tp <sub>HL</sub>	CLR	Q	MAX	20	9
tp <sub>ZH</sub>	OE	Q	MAX	18	6.5
tp <sub>ZL</sub>				18	10.5
tp <sub>HZ</sub>	OE	Q	MAX	10	7.5
tp <sub>LZ</sub>				15	7.5

UNIT: ns

Logic Diagram



# DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Asynchronous Clear

FUNCTION TABLE

OE	INPUTS			OUTPUTS
	CLR	CLK	D	
L	L	X	X	L <sub>0</sub>
L	H	↑	H	H
L	H	↑	L	L
L	H	L	X	Q <sub>0</sub>
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	32	160	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>			MIN	30	125
t <sub>w</sub>	PRE or CLR low		MIN	10	2
	CLK "H"			16.5	3
	CLK "L"			16.5	4
t <sub>su</sub>	Data		MIN	15	2
	PRE or CLR inactive			10	4
t <sub>h</sub>			MIN	0	1
t <sub>PLH</sub>	CLK	Q	MAX	14	8.5
t <sub>PHL</sub>	CLK	Q	MAX	14	10.5
t <sub>PHL</sub>	CLR	Q	MAX	17	9.5
t <sub>PZH</sub>	OE	Q	MAX	18	7
t <sub>PZL</sub>	OE	Q	MAX	18	10.5
t <sub>PHZ</sub>	OE	Q	MAX	10	6
t <sub>PLZ</sub>	OE	Q	MAX	12	7.5

UNIT f<sub>max</sub> : MHz other : ns

Logic Diagram





**FUNCTION TABLE**  
(each flip-flop)

INPUTS				OUTPUT
OE	PRE	CLK	D	Q
L	L	X	X	L
L	H	↑	L	L
L	H	↑	H	H
L	H	L	X	Q <sub>0</sub>
H	X	X	X	Z


**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	31	160	mA
I <sub>OH</sub>	MAX	-2.6	-15	mA
I <sub>OL</sub>	MAX	24	48	mA

**SWITCHING CHARACTERISTICS**

PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS	AS
f <sub>max</sub>	PRE "L"	CLK "H"	Q	MIN	30	80
				10	4.5	
				16.5	6.2	
	Data			16.5	6.2	
t <sub>su</sub>	PRE inactive	CLK	Q	MIN	15	4.5
				10	5	
t <sub>h</sub>	TUDD > 9			MIN	0	2
TP <sub>LH</sub>		CLK	Q	MAX	14	8.5
TP <sub>HL</sub>		PRE	Q	MAX	14	10.5
TP <sub>ZH</sub>		OE	Q	MAX	18	7
TP <sub>ZL</sub>				MAX	18	11
TP <sub>HZ</sub>		OE	Q	MAX	10	7
TP <sub>LZ</sub>				MAX	13	7

UNIT: f<sub>max</sub>: MHz, other: ns





FUNCTION TABLE						
COMPARISON	INPUTS				OUTPUTS	
	L/A	DATA P0-P7, Q0-Q7	P > QIN	P < QIN	P > QOUT	P < QOUT
Logical	H	P > Q	X	X	H	L
Logical	H	P < Q	X	X	L	H
Logical†	H	P = Q	H or L	H or L	H or L	H or L
Arithmetic	L	P AG Q	X	X	H	L
Arithmetic	L	Q AG P	X	X	L	H
Arithmetic†	L	P = Q	H or L	H or L	H or L	H or L

† In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN.

AG = arithmetically greater than


#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
ICC	MAX	210	mA
IOH	MAX	-2	mA
IOL	MAX	20	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
t <sub>su</sub>	Data before PLE ↓		MIN	2
t <sub>h</sub>	Data after PLE ↓			4
t <sub>PLH</sub>	L / $\overline{A}$	P < QOUT, P > QOUT	MAX	13
t <sub>PHL</sub>				13
t <sub>PLH</sub>	P < QIN, P > QIN	P < QOUT, P > QOUT	MAX	8
t <sub>PHL</sub>				8
t <sub>PLH</sub>	Any P or Q data input	P < QOUT, P > QOUT	MAX	17.5
t <sub>PHL</sub>				15

UNIT: ns



#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
I <sub>CC</sub>	MAX	210	mA
I <sub>OH</sub>	MAX	-2	mA
I <sub>OL</sub>	MAX	20	mA

#### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
$t_{su}$	Data before $P_L$ ↓		MIN	2
$t_h$	Data after $P_L$ ↓			4
$t_{PLH}$	$L/\overline{A}$	P < QOUT, P > QOUT	MAX	13
$t_{PHL}$				13
$t_{PLH}$	P < QIN, P > QIN	P < QOUT, P > QOUT	MAX	8
$t_{PHL}$				8
$t_{PLH}$	Any P or Q data input	P < QOUT, P > QOUT	MAX	17.5
$t_{PHL}$				15



## 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- Bus-Structured Pinout

Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I <sub>CC</sub>	Q	MAX	70	mA
	D	MAX	-2.6	mA
I <sub>OH</sub>	Q	MAX	-0.4	mA
	D	MAX	24	mA
I <sub>OL</sub>	Q	MAX	8	mA
	D	MAX	19	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>W</sub>	LE high		MIN	10
t <sub>su</sub>	Data before LE ↓		MIN	10
	Data before OERB ↓		MIN	10
t <sub>h</sub>	Data after LE ↓		MIN	5
TP <sub>LH</sub>	D	Q	MAX	17
TP <sub>HL</sub>				24
TP <sub>LH</sub>	LE	Q	MAX	26
TP <sub>HL</sub>				26
t <sub>en</sub>	OERB	D	MAX	21
t <sub>dis</sub>			MAX	19

UNIT: ns

## 9-BIT D-TYPE TRANSPARENT

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- Bus-Structured Pinout
- Designed with Nine Bits for Parity Applications

Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I <sub>CC</sub>		MAX	80	mA
I <sub>OH</sub>	Q	MAX	-2.6	mA
	D		-0.4	mA
I <sub>OL</sub>	Q	MAX	24	mA
	D		8	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>w</sub>	C "H"		MIN	10
	CLR "L"			10
t <sub>su</sub>	Data befor LE ↓		MIN	10
	Data befor OERB ↓			10
t <sub>h</sub>	Data affter LE ↓		MIN	5
t <sub>PLH</sub>	D	Q	MAX	14
t <sub>PHL</sub>		Q		16
t <sub>PLH</sub>	LE	Q	MAX	20
t <sub>PHL</sub>		Q		25
t <sub>PHL</sub>	CLR	Q	MAX	20
		D		26
t <sub>en</sub>	OERB	D	MAX	21
t <sub>dis</sub>		D		14
t <sub>en</sub>	OEQ	Q	MAX	18
t <sub>dis</sub>		Q		14

UNIT:ns

## 10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- Bus-Structured Pinout

### Logic Diagram



# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I <sub>CC</sub>		MAX	82	mA
I <sub>OH</sub>	Q	MAX	-2.6	mA
	D		-0.4	mA
I <sub>OL</sub>	Q	MAX	24	mA
	D		8	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>tr</sub>	C "H"		MIN	10
t <sub>su</sub>	Data before LE ↓		MIN	10
	Data before OERB ↓			10
t <sub>h</sub>	Data after LE ↓		MIN	5
t <sub>PLH</sub>	D	Q	MAX	14
t <sub>PHL</sub>				18
t <sub>PLH</sub>	LE	Q	MAX	21
t <sub>PHL</sub>				27
t <sub>en</sub>	OERB	D	MAX	21
t <sub>dis</sub>				16

UNIT:ns



- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- T/C Determines True or Complementary Data at Q Outputs

### Logic Diagram



# RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I <sub>CC</sub>		MAX	85	mA
I <sub>OL</sub>	Q	MAX	24	mA
	D		8	mA
I <sub>OH</sub>	Q	MAX	-2.6	mA
	D		-0.4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>w</sub>	CLR low		MIN	10
	CLK low			14.5
	CLK high			14.5
t <sub>bu</sub>	Data before CLK ↑			15
	EN low before CLK ↑		MIN	10
	CLK high before EN ↑ <sup>*1</sup>			15
	CLR high (inactive) before CLK ↑			10
t <sub>h</sub>	Data after CLK ↑			0
	EN low after CLK ↑		MIN	5
	RD high after CLK ↑ <sup>*2</sup>			5
t <sub>PLH</sub>	CLK (T/C = H or L)	Q	MAX	28
t <sub>PHL</sub>	CLR (T/C = L)	Q	MAX	27
t <sub>PLH</sub>	CLR (T/C = H)	Q	MAX	23
t <sub>PLH</sub>	T / $\bar{C}$	Q	MAX	23
t <sub>PHL</sub>	CLR	D	MAX	30
t <sub>en</sub> <sup>*3</sup>	RD	D	MAX	16
t <sub>dis</sub> <sup>*4</sup>				19
t <sub>en</sub> <sup>*3</sup>	EN	D	MAX	16
t <sub>dis</sub> <sup>*4</sup>				19
t <sub>en</sub> <sup>*3</sup>	$\overline{OE}$	Q	MAX	15
t <sub>dis</sub> <sup>*4</sup>				10

UNIT: ns

<sup>\*1</sup> This setup time ensures that EN will not false clock the data register.

<sup>\*2</sup> This hold time ensures that there will be no conflict on the input data bus.

<sup>\*3</sup> = t<sub>20V</sub> or t<sub>70V</sub>

<sup>\*4</sup> = t<sub>plz</sub> or t<sub>rlz</sub>



- Buffer Version of SN74ALS00A
- Driver Version of SN74ALS00
- High Capacitive-Drive Capability

## FUNCTION TABLE

INPUT	OUTPUT
A	A
B	B
C	C
D	D

## SWITCHING CHARACTERISTICS

PARAMETER	UNIT
t <sub>PLH</sub>	ns
t <sub>PHL</sub>	ns
t <sub>en</sub>	ns
t <sub>dis</sub>	ns

## HEX INVERTING DRIVERS

- Driver Version of SN74ALS00B and SN74ALS00C
- High Capacitive-Drive Capability

## FUNCTION TABLE

INPUT	OUTPUT
A	A
B	B
C	C
D	D

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CC</sub>	MAX	15	mA
I <sub>OL</sub>	MAX	15	mA
I <sub>OH</sub>	MAX	15	mA

## SWITCHING CHARACTERISTICS

PARAMETER	UNIT
t <sub>PLH</sub>	ns
t <sub>PHL</sub>	ns
t <sub>en</sub>	ns
t <sub>dis</sub>	ns

# 1000

## QUAD 2-INPUT NAND BUFFERS/DRIVERS

- Buffer Version of SN74ALS00A
- Driver Version of SN74AS00
- High Capacitive-Drive Capability

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	7.8	19	mA
I <sub>OH</sub>	MAX	-2.6	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>PLH</sub>	A or B	Y	MAX	8	4
t <sub>PHL</sub>				7	4

UNIT: ns

Logic Diagram



# 1004

## HEX INVERTING DRIVERS

- Driver Version of SN74ALS04B and SN74AS04
- High Capacitive-Drive Capability

FUNCTION TABLE

INPUT	OUTPUT
A	Y
H	L
L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	12	27	mA
I <sub>OH</sub>	MAX	-15	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>PLH</sub>	A or B	Y	MAX	7	4
t <sub>PHL</sub>				6	4

UNIT: ns

Logic Diagram



# 1005

## HEX INVERTING BUFFER GATES WITH OPEN-COLLECTOR OUTPUTS

- Buffer Version of SN74ALS05A

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CC</sub>	MAX	12	mA
V <sub>OH</sub>	MAX	5.5	V
I <sub>OL</sub>	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A	Y	MAX	30
t <sub>PHL</sub>				10

UNIT: ns

Logic Diagram



# 1008

## QUADRUPLE 2-INPUT POSITIVE-AND BUFFERS/DRIVERS

- Buffer Version of SN74ALS08
- Driver Version of SN74AS08

FUNCTION TABLE

INPUTS		OUTPUT Y
A	B	Y
H	H	H
L	X	L
X	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	9.3	22	mA
I <sub>OH</sub>	MAX	-2.6	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>PLH</sub>	A or B	Y	MAX	9	6
t <sub>PHL</sub>				9	6

UNIT: ns

Logic Diagram





1032

## QUAD 2-INPUT OR BUFFERS/DRIVERS

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	10.6	24	mA
I <sub>OH</sub>	MAX	-2.6	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>PLH</sub>	A or B	Y	MAX	9	6.3
t <sub>PHL</sub>	A or B	Y	MAX	12	6.3

UNIT: ns

## Logic Diagram



PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	10.6	24	mA
I <sub>OH</sub>	MAX	-2.6	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

1034

## HEX DRIVERS

- SN74AS1034A Offer High Capacitive-Drive Capability
- Noninverting Drivers

FUNCTION TABLE

INPUT	OUTPUT
A	Y
H	H
L	L

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	14	35	mA
I <sub>OH</sub>	MAX	-15	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>PLH</sub>	A	Y	MAX	8	6
t <sub>PHL</sub>	A	Y	MAX	8	6

UNIT: ns

## Logic Diagram



PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	14	35	mA
I <sub>OH</sub>	MAX	-15	-48	mA
I <sub>OL</sub>	MAX	24	48	mA

# 1035

## HEX BUFFERS WITH OPEN-COLLECTOR OUTPUTS

- Noninverting Buffers with Open-Collector Outputs

FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CC</sub>	MAX	14	mA
V <sub>OH</sub>	MAX	5.5	V
I <sub>OL</sub>	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A	Y	MAX	30
t <sub>PHL</sub>	A	Y	MAX	12

UNIT: ns

Logic Diagram



# 1240

## OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- Low-Power Versions of SN74ALS240A
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CCZ</sub>	MAX	13	mA
I <sub>CCL</sub>	MAX	14	mA
I <sub>QH</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A	Y	MAX	13
t <sub>PHL</sub>	A	Y	MAX	13
t <sub>PZH</sub>	OE	Y	MAX	20
t <sub>PZL</sub>	OE	Y	MAX	22
t <sub>PHZ</sub>	OE	Y	MAX	10
t <sub>PLZ</sub>	OE	Y	MAX	13

UNIT: ns

Logic Diagram



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

## 1244

### OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Low-Power Versions of SN74ALS244 Series

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
ICCZ	MAX	20	mA
ICCL	MAX	17	mA
IDH	MAX	-15	mA
IOL	MAX	16	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
TP <sub>LH</sub>	A	Y	MAX	14
TP <sub>HL</sub>				14
TP <sub>ZH</sub>	$\overline{OE}$	Y	MAX	22
TP <sub>ZL</sub>				22
TP <sub>HZ</sub>	$\overline{OE}$	Y	MAX	13
TP <sub>LZ</sub>				16

UNIT: ns

#### Logic Diagram



## 1245

### OCTAL BUS TRANSCEIVERS

- Low-Power Versions of 4ALS245 Series

#### FUNCTION TABLE

CONTROL INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
ICCZ	MAX	36	mA
ICCL	MAX	33	mA
IDH	MAX	-15	mA
IOL	MAX	16	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
TP <sub>LH</sub>	A or B	B or A	MAX	13
TP <sub>HL</sub>				13
TP <sub>ZH</sub>	$\overline{OE}$	A or B	MAX	25
TP <sub>ZL</sub>				25
TP <sub>HZ</sub>	$\overline{OE}$	A or B	MAX	12
TP <sub>LZ</sub>				18

UNIT: ns

#### Logic Diagram



## 1640

### OCTAL BUS TRANSCEIVERS

- Lower-Power Versions of SN74ALS640B
- Inverting Logic
- 3-State Outputs

FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CC</sub>	MAX	32	mA
I <sub>OH</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A or B	B or A	MAX	15
t <sub>PHL</sub>				10
t <sub>PZH</sub>	OE	A or B	MAX	20
t <sub>PZL</sub>				22
t <sub>PHZ</sub>	OE	A or B	MAX	10
t <sub>PLZ</sub>				13

UNIT: ns

Logic Diagram



## 1645

### OCTAL BUS TRANSCEIVERS

- Lower-Power Versions of SN74ALS645A
- 3-State Outputs

FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CC</sub>	MAX	38	mA
I <sub>OH</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A or B	B or A	MAX	13
t <sub>PHL</sub>				13
t <sub>PZH</sub>	OE	A or B	MAX	25
t <sub>PZL</sub>				25
t <sub>PHZ</sub>	OE	A or B	MAX	12
t <sub>PLZ</sub>				18

UNIT: ns

Logic Diagram



## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	BCT	ABT	UNIT
I <sub>CCZ</sub>	MAX	20	8	0.25	mA
I <sub>CC1</sub>	MAX	23	76	30	mA
I <sub>OH</sub>	MAX	-15	-12	-32	mA
I <sub>OL</sub>	MAX	15	12	12	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	BCT	ABT
t <sub>PLH</sub>	A	Y	MAX	10	5.7	4.8
t <sub>PHL</sub>	A	Y	MAX	10	4.4	5.4
t <sub>PZH</sub>	OE	Y	MAX	17	9.3	5.2
t <sub>PZL</sub>	OE	Y	MAX	20	12.4	6.8
t <sub>PHZ</sub>	OE	Y	MAX	10	8.7	6.4
t <sub>PLZ</sub>	OE	Y	MAX	15	10.6	6.2

UNIT: ns

## OCTAL BUFFERS AND LINE DRIVERS / MOS DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required (SN74ABT2241A)
- Output Ports Have Equivalent 33- $\Omega$  Series Resistors, So No External Resistors Are Required (SN74BCT2241)

Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABT	UNIT
$I_{CCZ}$	MAX	9	0.25	mA
$I_{CCL}$	MAX	76	30	mA
$I_{OH}$	MAX	-12	-32	mA
$I_{OL}$	MAX	12	12	mA

FUNCTION TABLE		
INPUT	OUTPUT	OUTPUT
Y	A	Y
Y	X	X
X	X	X
X	X	X

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT
$t_{PLH}$	A	Y	MAX	4.9	4.7
$t_{PHL}$	A	Y	MAX	6.9	5.6
$t_{PZH}$	$\overline{1OE}$	Y	MAX	8.9	5.8
$t_{PZL}$	$\overline{1OE}$	Y	MAX	10.3	8.4
$t_{PHZ}$	$\overline{1OE}$	Y	MAX	8.7	6.6
$t_{PLZ}$	$\overline{1OE}$	Y	MAX	11.3	6.4
$t_{PZH}$	20E	Y	MAX	8.9	5.8
$t_{PZL}$	20E	Y	MAX	10.3	8.4
$t_{PHZ}$	20E	Y	MAX	8.7	6.6
$t_{PLZ}$	20E	Y	MAX	11.3	6.4

UNIT: ns

## OCTAL BUFFERS AND LINE DRIVERS / MOS DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required (SN74ABT2244A)
- Output Ports Have Equivalent 33- $\Omega$  Series Resistors, So No External Resistors Are Required (SN74BCT2244)
- Output Ports Have Equivalent 26- $\Omega$  Series Resistors, So No External Resistors Are Required (SN74LVC2244A)

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT
OE A	Y
H X	Z
L L	L
L H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	ABT	LVC 3V	UNIT
ICCZ	MAX	23	10	0.25	0.01	mA
ICCL	MAX	22	77	30	0.01	mA
I <sub>OH</sub>	MAX	-15	-12	-32	-12	mA
I <sub>OL</sub>	MAX	15	12	12	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT	ABT	LVC 3V
TP <sub>LR</sub>	A	Y	MAX	16	4.9	4.7	5.5
TP <sub>HL</sub>				17	6.7	5.8	5.5
TP <sub>ZH</sub>	OE	Y	MAX	17	8.7	5.5	7.1
TP <sub>ZL</sub>				14	10.4	8.3	7.1
TP <sub>HZ</sub>	OE	Y	MAX	9	7.8	6.6	6.8
TP <sub>LZ</sub>				9	9.8	5.8	6.8

UNIT: ns

## OCTAL TRANSCEIVER AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

- ### Logic Diagram





INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

PARAMETER	MAX or MIN	SN74 BCT	ABT	ABTR	LVCR 3V	LVTH 3V	UNIT
I <sub>CC2</sub>	MAX	15	0.25	0.25	0.01	0.19	mA
I <sub>CC1</sub>	MAX	100	32	32	0.01	5	mA
I <sub>ON</sub> (A port)	MAX	-3	-32	-12	-12	-32	mA
I <sub>ON</sub> (B port)	MAX	-12	-12	-12	-12	-12	mA
I <sub>OL</sub> (A port)	MAX	24	64	12	12	64	mA
I <sub>OL</sub> (B port)	MAX	12	12	12	12	12	mA

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT	ABTR	LVCR 3V	LVTH 3V
EP1LH	A	B	MAX	5.8	3.8	3.8	6.3	4.4
EP1HL				7.8	4.5	4.5	6.3	4.4
EP1LH				7	3.6	3.8	6.3	3.5
EP1HL	B	A	MAX	7.7	4	4.5	6.3	3.5
EP2H	$\overline{OE}$	B	MAX	9.9	6.1	6.1	8.2	6.2
EP2L				12.2	6.3	6.3	8.2	6.2
EP2H				8.2	5.3	5.3	7.8	5.9
EP2L	$\overline{OE}$	B	MAX	9.2	4.8	4.8	7.8	5.4
EP2H	$\overline{OE}$	A	MAX	11.1	5.5	6.1	8.2	5.5
EP2L				11.4	5.7	6.3	8.2	5.5
EP2H				9.4	5.6	5.3	7.8	5.9
EP2L	$\overline{OE}$	A	MAX	7.6	4.5	4.8	7.8	5.9

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.






# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	F	UNIT
I <sub>CC</sub>	MAX	66	mA
I <sub>OH</sub>	MAX	-3	mA
I <sub>OL</sub>	MAX	12	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	F
t <sub>w</sub>	LE high		MIN	6
t <sub>bu</sub>	Data before LE ↓		MIN	2
t <sub>b</sub>	Data after LE ↓		MIN	6
TP <sub>LH</sub>	D	Q	MAX	9
TP <sub>HL</sub>		Q	MAX	7
TP <sub>LH</sub>	LE	Q	MAX	13
TP <sub>HL</sub>		Q	MAX	8
TP <sub>ZH</sub>	OE	Q	MAX	12
TP <sub>ZL</sub>		Q	MAX	9.5
TP <sub>HZ</sub>	OE	Q	MAX	7.5
TP <sub>LZ</sub>		Q	MAX	6

UNIT:ns



## MEMORY DECODER WITH ON-CHIP $V_{CC}$ MONITOR

1 vs



FUNCTION TABLE									
INPUTS					OUTPUTS				
CONTROL	SELECT				1Y0	1Y1	1Y2	1Y3	
G	1G	SD	1B	1A					
H	X	X	X	X	H	H	H	H	
X	H	X	X	X	H	H	H	H	
X	X	L	X	X	H	H	H	H	
L	L	H	L	L	L	L	L	L	
L	L	H	L	H	L	H	L	H	
L	L	H	H	L	H	H	L	H	
L	L	H	H	H	H	H	L	L	

FUNCTION TABLE									
INPUTS					OUTPUTS				
CONTROL	SELECT				2Y0	2Y1	2Y2	2Y3	
G	2G	SD	2B	2A					
H	X	X	X	X	H	H	H	H	
X	H	X	X	X	H	H	H	H	
X	X	L	X	X	H	H	H	H	
L	H	H	L	L	L	L	L	L	
L	H	H	L	H	L	H	L	H	
L	H	H	H	L	H	H	L	L	
L	H	H	H	H	H	H	L	L	

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	3	mA
I <sub>OH</sub>	MAX	-0.4	mA
I <sub>OL</sub> (Output low)	MAX	3	mA
I <sub>OL</sub>	MAX	8	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t <sub>PLH</sub>	A or B	Any Y	MAX	12
t <sub>PHL</sub>				12
t <sub>PLH</sub>	Any G	Any Y	MAX	10
t <sub>PHL</sub>				11
t <sub>PLH</sub>	SD	Any Y	MAX	12
t <sub>PHL</sub>				12
t <sub>PLH</sub>	V <sub>CC</sub>	Any Y	MAX	250
t <sub>PHL</sub>				250
t <sub>PLH</sub>	V <sub>CC</sub>	VS	MAX	250
t <sub>PHL</sub>				250

UNIT: ns

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
t <sub>PLH</sub>	A or B	Any Y	MAX	12
t <sub>PHL</sub>				12
t <sub>PLH</sub>	Any G	Any Y	MAX	10
t <sub>PHL</sub>				11
t <sub>PLH</sub>	SD	Any Y	MAX	12
t <sub>PHL</sub>				12
t <sub>PLH</sub>	V <sub>CC</sub>	Any Y	MAX	250
t <sub>PHL</sub>				250
t <sub>PLH</sub>	V <sub>CC</sub>	VS	MAX	250
t <sub>PHL</sub>				250

# OCTAL LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25-Ω Series Resistors, No External Resistors Are Required
- Output Ports Have Equivalent 25-Ω Series Resistors, No External Resistors Are Required

PARAMETER	MAX or MIN	UNIT
I <sub>CC</sub>	MAX	3
I <sub>OH</sub>	MAX	-0.4
I <sub>OL</sub>	MAX	3
I <sub>OL</sub>	MAX	8

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
t <sub>PLH</sub>	A or B	Any Y	MAX	12
t <sub>PHL</sub>				12
t <sub>PLH</sub>	Any G	Any Y	MAX	10
t <sub>PHL</sub>				11
t <sub>PLH</sub>	SD	Any Y	MAX	12
t <sub>PHL</sub>				12
t <sub>PLH</sub>	V <sub>CC</sub>	Any Y	MAX	250
t <sub>PHL</sub>				250
t <sub>PLH</sub>	V <sub>CC</sub>	VS	MAX	250
t <sub>PHL</sub>				250

## 2541


### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I <sub>CCZ</sub>	MAX	22	mA
I <sub>CCL</sub>	MAX	25	mA
I <sub>OH</sub>	MAX	-0.4	mA
I <sub>OL</sub>	MAX	12	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A	Y	MAX	15
t <sub>PHL</sub>				12
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	15
t <sub>PZL</sub>				20
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	10
t <sub>PLZ</sub>				12

UNIT: ns




All output resistors are 25  $\Omega$ .

## 2827

### 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required (SN74ABT2827)
- Output Ports Have Equivalent 25- $\Omega$  Resistors; No External Resistors Are Required (SN74BCT2827C)



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABT	UNIT
I <sub>CCZ</sub>	MAX	6	0.25	mA
I <sub>CCL</sub>	MAX	40	40	mA
I <sub>OH</sub>	MAX	-1	-12	mA
I <sub>OL</sub>	MAX	12	12	mA

### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT
t <sub>PLH</sub>	A	Y	MAX	6	5.5
t <sub>PHL</sub>				7.8	5.1
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	10.7	6.7
t <sub>PZL</sub>				12.9	7.8
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	13	7.2
t <sub>PLZ</sub>				10	7.5

UNIT: ns

# 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE INVERTING OUTPUTS

- Output Ports Have Equivalent 33-Ω Series Resistors, So No External Resistors Are Required (SN74BCT2828)

Logic Diagram



To Nine Other Channels

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
$I_{CCZ}$	MAX	6	mA
$I_{CCL}$	MAX	40	mA
$I_{OH}$	MAX	-1	mA
$I_{OL}$	MAX	12	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
$t_{PLH}$	A	Y	MAX	6.6
$t_{PHL}$	A	Y	MAX	5
$t_{PZH}$	$\overline{OE}$	Y	MAX	9
$t_{PZL}$	$\overline{OE}$	Y	MAX	11.5
$t_{PHZ}$	$\overline{OE}$	Y	MAX	10.8
$t_{PLZ}$	$\overline{OE}$	Y	MAX	8.7

UNIT: ns

## OCTAL BUS TRANSCEIVERS AND REGISTERS

- Two 8-Bit Back-to-Back Registers Store Data Flowing in Both Directions
- Noninverting Outputs
- 3-State Outputs

### Logic Diagram



FUNCTION TABLE†

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B <sub>0</sub>
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	SN74 BCT	ABT	LVC 3V	LVT 3V	UNIT
I <sub>CC</sub>		MAX	55	35	0.01	5	mA
I <sub>OH</sub>	A	MAX	-3	-32	-24	-32	mA
	B		-15	-32	-24	-32	mA
I <sub>OL</sub>	A	MAX	24	64	24	64	mA
	B		64	64	24	64	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT	LVC 3V	LVT 3V
f <sub>max</sub>			MIN	125	150	150	150
t <sub>ov</sub>	CLK "H"		MIN	4	3.3	3.3	3.3
	CLK "L"			4	3.3	3.3	3.3
t <sub>su</sub>	A or B High			2.5	2.5	1.3	1.5
	A or B Low			2.5	2.5	1.3	1.5
	CLKENAB or CLKENBA High		MIN	2	3	1.1	1.5
	CLKENAB or CLKENBA Low			2	3	1.1	1.9
t <sub>h</sub>	A or B		MIN	1.5	1.5	1.1	1
	CLKENAB or CLKENBA			2.5	2	1.1	1.2
t <sub>PLH</sub>	CLKBA	A,B	MAX	9	5.9	8.2	4.6
	CLKAB			10.5	6.3	8.2	4.6
t <sub>PHL</sub>	OEBA	A,B	MAX	8.2	5.6	7.8	4.6
t <sub>PZH</sub>	OEAB			12.9	6.6	7.8	4.6
t <sub>PZL</sub>	OEBA	A,B	MAX	8.4	6.4	7.8	5.4
t <sub>PLZ</sub>	OEAB			7	6.2	7.8	5.1

UNIT f<sub>max</sub> : MHz other : ns




## 2953

## OCTAL BUS TRANSCEIVERS AND REGISTERS

- Two 8-Bit, Back-to-Back Registers Store Data Flowing in Both Directions
- Inverting Outputs
- 3-State Outputs

### Logic Diagram



**FUNCTION TABLE†**

INPUTS				OUTPUT	
OEAB	CLKAB	OEAB	A	B	
H	↑	L	X	A <sub>0</sub>	H
L	↑	L	L	A <sub>0</sub>	H
L	↑	L	H	A <sub>0</sub>	L
X	X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses OEBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	55	mA
I <sub>OH</sub>	MAX	-3	mA
I <sub>OL</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	24	mA
I <sub>OL</sub>	MAX	64	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
f <sub>max</sub>			MIN	110
t <sub>w</sub>	CLK 'H'		MIN	4.5
	CLK 'L'		MIN	4.5
t <sub>su</sub>	A or B High		MIN	2.5
	A or B Low		MIN	2.5
	CLKENAB or CLKENBA High		MIN	2
	CLKENAB or CLKENBA Low		MIN	2
t <sub>h</sub>	A or B		MIN	1.5
	CLKENAB or CLKENBA		MIN	2
t <sub>PLH</sub>	CLKBA	A, B	MAX	9.5
t <sub>PHL</sub>	CLKAB	A, B	MAX	10.2
t <sub>PZH</sub>	OEBA	A, B	MAX	8.8
t <sub>PZL</sub>	OEAB	A, B	MAX	14
t <sub>PHZ</sub>	OEBA	A, B	MAX	9.1
t <sub>PLZ</sub>	OEAB	A, B	MAX	7.6

UNIT f<sub>max</sub> : MHz other : ns

3245  
OCTAL BUS TRANSCEIVER WITH  
ADJUSTABLE OUTPUT VOLTAGE  
AND 3-STATE OUTPUTS

# FUNCTION TABLE

INPUTS	OUTPUT
OEAB	B
CLKAB	A
OEAB	B
CLKAB	A
OEAB	B
CLKAB	A

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	55	mA
I <sub>OH</sub>	MAX	-3	mA
I <sub>OL</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	24	mA
I <sub>OL</sub>	MAX	64	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
f <sub>max</sub>			MIN	110
t <sub>w</sub>	CLK 'H'		MIN	4.5
	CLK 'L'		MIN	4.5
t <sub>su</sub>	A or B High		MIN	2.5
	A or B Low		MIN	2.5
	CLKENAB or CLKENBA High		MIN	2
	CLKENAB or CLKENBA Low		MIN	2
t <sub>h</sub>	A or B		MIN	1.5
	CLKENAB or CLKENBA		MIN	2
t <sub>PLH</sub>	CLKBA	A, B	MAX	9.5
t <sub>PHL</sub>	CLKAB	A, B	MAX	10.2
t <sub>PZH</sub>	OEBA	A, B	MAX	8.8
t <sub>PZL</sub>	OEAB	A, B	MAX	14
t <sub>PHZ</sub>	OEBA	A, B	MAX	9.1
t <sub>PLZ</sub>	OEAB	A, B	MAX	7.6

UNIT f<sub>max</sub> : MHz other : ns

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



PARAMETER		MAX or MIN	V <sub>CC1</sub> (V)	V <sub>CC2</sub> (V)	LVCC	UNIT
ICCA	B to A	MAX	3.6	OPEN	0.05	mA
				3.6	0.05	mA
				5.5	0.05	mA
ICCB	A to B	MAX	3.6	3.6	0.05	mA
				5.5	0.08	mA
				5.5	0.08	mA
IOHA	MAX		2.7	3	-12	mA
					3.3	-24
IOHB	MAX		2.7	3.3	-12	mA
					3.3	-24
IOLA	MAX		2.7	3	12	mA
					3.3	24
IOLB	MAX		2.7	3.3	12	mA
					3.3	24

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCC $V_{CCA} = 2.5V$ $V_{CCB} = 3.3V$	LVCC $V_{CCA} = 3.6V$ $V_{CCB} = 5V$
TP <sub>LH</sub>	A	B	MAX	9.4	6
TP <sub>HL</sub>				9.1	5.3
TP <sub>LH</sub>				11.2	5.8
TP <sub>HL</sub>	B	A	MAX	9.9	7
TP <sub>ZL</sub>				14.5	9.2
TP <sub>ZH</sub>				12.9	9.5
TP <sub>ZL</sub>	$\overline{OE}$	$\overline{B}$	MAX	13	8.1
TP <sub>ZH</sub>				12.8	8.4
TP <sub>LZ</sub>				7.1	7
TP <sub>HZ</sub>	$\overline{OE}$	$\overline{A}$	MAX	6.9	7.8
TP <sub>LZ</sub>				8.8	7.3
TP <sub>HZ</sub>				8.9	7

UNIT: ns

# 4002

## DUAL 4-INPUT POSITIVE-NOR GATES

$$Y = \overline{A + B + C + D}$$

FUNCTION TABLE

INPUTS				OUTPUT
A	B	C	D	Y
L	L	L	L	H
H	X	X	X	L
X	H	X	X	L
X	X	H	X	L
X	X	X	H	L

### NOTES:

H = High Voltage Level  
L = Low Voltage Level  
X = Irrelevant

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I <sub>CC</sub>	MAX	0.02	0.04	mA
I <sub>OH</sub>	MAX	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
t <sub>PLH</sub>	A, B, C, D	Y	MAX	28	30
t <sub>PHL</sub>			MAX	28	30

UNIT: ns

Logic Diagram




PARAMETER	MAX or MIN	SN74 HC	CD74 HC
t <sub>PLH</sub>	MAX	28	30
t <sub>PHL</sub>	MAX	28	30

PARAMETER	MAX or MIN	SN74 HC	CD74 HC
t <sub>PLH</sub>	MAX	28	30
t <sub>PHL</sub>	MAX	28	30

PARAMETER	MAX or MIN	SN74 HC	CD74 HC
t <sub>PLH</sub>	MAX	28	30
t <sub>PHL</sub>	MAX	28	30

# Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT
DATA	Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>
0	0 0 0 0
1	1 0 0 0
2	0 1 0 0
3	1 1 0 0
4	0 0 1 0
5	1 0 1 0
6	0 0 0 1
7	1 0 0 1

FUNCTION TABLE

INPUTS			OUTPUT			
CP	D	R	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
↑	L	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>
↑	H	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>
↓	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>
X	X	H	L	L	L	L

## NOTES:

H = High Voltage Level  
 h = High Voltage Level One Set-up Time Prior to the Low to High Clock Transition  
 L = Low Voltage Level  
 l = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition  
 X = Don't Care  
 ↑ = Low to High Clock Transition  
 ↓ = High to Low Clock Transition  
 q<sub>n</sub> = Lower case letters indicate the state of the referenced output one set-up time prior to the Low to High clock transition.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
I <sub>CC</sub>	MAX	0.16	mA
I <sub>OH</sub>	MAX	-4	mA
I <sub>OL</sub>	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
f <sub>max</sub>			MIN	45
t <sub>w</sub>	Clock		MIN	24
	MR		MIN	45
t <sub>SUL</sub>	Data-In to CP		MIN	18
t <sub>SH</sub>	Data-In to CP		MIN	18
t <sub>H</sub>	Data-In to CP		MIN	0
t <sub>PLH</sub>	Clock	Q <sub>n</sub>	MAX	54
t <sub>PHL</sub>	Clock	Q <sub>n</sub>	MAX	54
t <sub>PLH</sub>	MR	Q <sub>n</sub> (Clock High)	MAX	83
t <sub>PHL</sub>	MR	Q <sub>n</sub> (Clock High)	MAX	83
t <sub>PLH</sub>	MR	Q <sub>n</sub> (Clock Low)	MAX	98
t <sub>PHL</sub>	MR	Q <sub>n</sub> (Clock Low)	MAX	98

UNIT f<sub>max</sub> : MHz other : ns

## Logic Diagram



## FUNCTION TABLE

INPUT nE	SWITCH
L	OFF
H	ON

## NOTES:

H = High Level Voltage  
L = Low Level Voltage

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
$I_{CC}$	MAX	0.32	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
$t_{PLH}$	Switch In	Switch Out	MAX	18
$t_{PHL}$				18
$t_{PZH}$	En	Z	MAX	57
$t_{PZL}$				57
$t_{PHZ}$		Z	MAX	44
$t_{PLZ}$				44

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT STATE†
CLK	CLKEN	CLR	
L	X	L	No Change
X	H	L	No Change
X	X	H	"0" = H, "1"-"9" = L
↑	L	L	Increments Counter
↓	X	L	No Change
X	↑	L	No Change
H	↓	L	Increments Counter

NOTES:

H = High Level  
L = Low Level  
↑ = High to Low Transition  
↓ = Low to High Transition  
X = Don't Care  
† If  $n < 5$  TC = H, Otherwise = L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
$I_{CC}$	MAX	0.08	0.16	mA
$I_{OH}$	MAX	-4	-4	mA
$I_{OL}$	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
$f_{max}$	CLK (CP)		MIN	25	20
$t_{w}$	CLR (MR) H		MIN	20	24
$t_{su}$	CLKEN to CLK (CE to CP )		MIN	13	22
	CLK Inactive			13	-
$t_h$	CLKEN to CLK (CE to CP )		MIN	5	0
$t_{PLH}$	CLK (CP)	Y, C0 (0 to 9, TC)	MAX	58	69
$t_{PHL}$				58	69
$t_{PLH}$	CLKEN (CE)	Y, C0 (0 to 9, TC)	MAX	63	75
$t_{PHL}$				63	75
$t_{PLH}$	CLR (MR)	Y (0 to 9)	MAX	58	69
$t_{PHL}$				58	69
$t_{PLH}$	CLR (MR)	C0 (TC)	MAX	-	69
$t_{PHL}$				58	69


UNIT  $f_{max}$ : MHz; other: ns

14-STAGE BINARY COUNTERS

Same Pinout as CMOS4030

V<sub>CC</sub>: 2V to 6V

Logic Diagram



PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
$I_{CC}$	MAX	0.08	0.16	mA
$I_{OH}$	MAX	-4	-4	mA
$I_{OL}$	MAX	4	4	mA

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
$I_{CC}$	MAX	0.08	0.16	mA
$I_{OH}$	MAX	-4	-4	mA
$I_{OL}$	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
$f_{max}$	CLK (CP)		MIN	25	20
$t_{w}$	CLR (MR) H		MIN	20	24
$t_{su}$	CLKEN to CLK (CE to CP )		MIN	13	22
	CLK Inactive			13	-
$t_h$	CLKEN to CLK (CE to CP )		MIN	5	0
$t_{PLH}$	CLK (CP)	Y, C0 (0 to 9, TC)	MAX	58	69
$t_{PHL}$				58	69
$t_{PLH}$	CLKEN (CE)	Y, C0 (0 to 9, TC)	MAX	63	75
$t_{PHL}$				63	75
$t_{PLH}$	CLR (MR)	Y (0 to 9)	MAX	58	69
$t_{PHL}$				58	69
$t_{PLH}$	CLR (MR)	C0 (TC)	MAX	-	69
$t_{PHL}$				58	69

UNIT  $f_{max}$ : MHz; other: ns






NOTE: H = High Voltage Level, L = Low Voltage Level  
X = Don't Care, = ↑ Transition from Low to High Level,  
↓ = Transition from High to Low.

NOTE: H = High Voltage Level, L = Low Voltage Level  
X = Don't Care, = ↑ Transition from Low to High Level,  
↓ = Transition from High to Low.

● 2mA Pin Current at V<sub>CC</sub> = 5V  
 ● V<sub>CC</sub> = 5V to 6V

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT STATE
↓	L	No Change
↑	L	Advance to Next State
X	H	All outputs Are Low

## NOTES:

H = High Voltage Level, L = Low Voltage Level, X = Don't Care, T = Transition from Low to High Level, ↓ = Transition High to Low.

FUNCTION TABLE

CLK	CLR	OUTPUT STATE
↓	L	No Change
↑	L	Advance to Next State
X	H	All outputs Are Low

Notes: 1. The output of the counter is a square wave with a period of 2<sup>N</sup> where N is the number of stages. 2. The output of the counter is a square wave with a period of 2<sup>N</sup> where N is the number of stages. 3. The output of the counter is a square wave with a period of 2<sup>N</sup> where N is the number of stages.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	4	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.08	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
f <sub>max</sub>			MIN	22	20	18	MHz
t <sub>av</sub>	CLK (CP)		MIN	23	24	30	ns
	CLR (MR) H		MIN	20	24	30	ns
t <sub>au</sub>	CLR low before CLK		MIN	20	-	-	ns
t <sub>PLH</sub>	CLK (CP)	QA (Q1)	MAX	30	42	60	ns
t <sub>PHL</sub>	CLK (CP)	QA (Q1)	MAX	30	42	60	ns
t <sub>PLH</sub>	CLR (MR)	any Q	MAX	-	51	60	ns
t <sub>PHL</sub>	CLR (MR)	any Q	MAX	33	51	60	ns

UNIT: f<sub>max</sub> : MHz, other : ns

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
f <sub>max</sub>	MIN	22	20	18	MHz
t <sub>av</sub>	MIN	23	24	30	ns
t <sub>au</sub>	MIN	20	24	30	ns
t <sub>PLH</sub>	MAX	30	42	60	ns
t <sub>PHL</sub>	MAX	30	42	60	ns
t <sub>PLH</sub>	MAX	-	51	60	ns
t <sub>PHL</sub>	MAX	33	51	60	ns

UNIT: f<sub>max</sub> : MHz, other : ns

## 12-STAGE BINARY COUNTERS

- Same Pinouts as CMOS4040
- $V_{CC}$ : 2V to 6V

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT
↑	L	No Change
↓	L	Advance to Next State
X	H	All Outputs Are Low

NOTE: H = High Voltage Level, L = Low Voltage Level,  
X = Don't Care, ↑ = Transition from Low to High Level,  
↓ = Transition from High to Low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	0.08	0.16	0.16	-	0.02	mA
$I_{OH}$	MAX	-4	-4	-4	-6	-12	mA
$I_{OL}$	MAX	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
$f_{max}$	CLK		MIN	22	20	16	50	80
$t_w$			MIN	23	24	30	5	5
$t_{su}$	CLR high	CLR inactive before CLK ↓	MIN	18	24	30	5	5
$t_{su}$	CLK		MIN	15	-	-	5	5
$t_{PLH}$	CLK	QA	MAX	38	42	60	17.5	10.5
$t_{PHL}$		QA	MAX	38	42	60	17.5	10.5
$t_{PHL}$	CLR	Any	MAX	35	51	60	18.5	12

UNIT:  $f_{max}$ : MHz; other: ns

Logic Diagram



Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCP <sub>OUT</sub>	Phase Comparator Pulse Output
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMP <sub>IN</sub>	Comparator Input
4	VCO <sub>OUT</sub>	VCO Output
5	INH	Inhibit Input
6	C1 <sub>A</sub>	Capacitor C1 Connection A
7	C1 <sub>B</sub>	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCO <sub>IN</sub>	VCO Input
10	DEM <sub>OUT</sub>	Demodulator Output
11	R <sub>1</sub>	Resistor R1 Connection
12	R <sub>2</sub>	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIG <sub>IN</sub>	Signal Input
15	PC3 <sub>OUT</sub>	Phase Comparator 3 Output
16	V <sub>CC</sub>	Positive Supply Voltage

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	mA
I <sub>OL</sub>	MAX	-4	-4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t <sub>PLH</sub>	SIG <sub>IN</sub>	PC1 <sub>OUT</sub>	MAX	60	68
t <sub>PHL</sub>	COMP <sub>IN</sub>			60	68
t <sub>PLH</sub>	SIG <sub>IN</sub>	PC2 <sub>OUT</sub>	MAX	90	102
t <sub>PHL</sub>	COMP <sub>IN</sub>			90	102
t <sub>PLH</sub>	SIG <sub>IN</sub>	PC3 <sub>OUT</sub>	MAX	74	87
t <sub>PHL</sub>	COMP <sub>IN</sub>			74	87
t <sub>LH</sub>	A	$\bar{Y}$	MAX	22	22
t <sub>HL</sub>				22	22
t <sub>PZH</sub>	SIG <sub>IN</sub>	PC2 <sub>OUT</sub>	MAX	80	90
t <sub>PZL</sub>	COMP <sub>IN</sub>			80	90
t <sub>PLZ</sub>	SIG <sub>IN</sub>	PC2 <sub>OUT</sub>	MAX	95	102
t <sub>PHZ</sub>	COMP <sub>IN</sub>			95	102

UNIT:ns

## HEX INVERTING BUFFERS

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
$I_{CC}$	MAX	0.04	mA
$I_{OH}$	MAX	-4	mA
$I_{OL}$	MAX	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
$t_{PLH}$	nA	nY	MAX	26
$t_{PHL}$	nA	nY	MAX	26

UNIT:ns

## HEX NON-INVERTING BUFFERS

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
$I_{CC}$	MAX	0.04	mA
$I_{OH}$	MAX	-4	mA
$I_{OL}$	MAX	4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
$t_{PLH}$	nA	nY	MAX	26
$t_{PHL}$	nA	nY	MAX	26

UNIT:ns

Logic Diagram



FUNCTION TABLE

INPUTS				ON CHANNEL
INH	C	B	A	
L	L	L	L	Y0
L	L	L	H	Y1
L	L	H	L	Y2
L	L	H	H	Y3
L	H	L	L	Y4
L	H	L	H	Y5
L	H	H	L	Y6
L	H	H	H	Y7
H	X	X	X	None

FUNCTION TABLE

INPUT	OUTPUT	
	A	B
0V	0	0
1V	1	0
2V	0	1
3V	1	1
4V	0	0
5V	1	1
6V	0	0
7V	1	1
8V	0	0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	-	0.02	mA

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	-	0.02	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V
t <sub>PLH</sub>	COM or Y <sub>n</sub>	Y <sub>n</sub> or COM	MAX	18	18	12	8
t <sub>PHL</sub>	COM or Y <sub>n</sub>	Y <sub>n</sub> or COM	MAX	18	18	12	8
t <sub>PZH</sub>	INH	COM or Y <sub>n</sub>	MAX	68	83	25	18
t <sub>PZL</sub>	INH	COM or Y <sub>n</sub>	MAX	68	83	25	18
t <sub>PHZ</sub>	INH	COM or Y <sub>n</sub>	MAX	68	68	25	18
t <sub>PLZ</sub>	INH	COM or Y <sub>n</sub>	MAX	68	68	25	18

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS			ON
INH	B	A	CHANNEL
L	L	L	1Y0, 2Y0
L	L	H	1Y1, 2Y1
L	H	L	1Y2, 2Y2
L	H	H	1Y3, 2Y3
H	X	X	None


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	0.16	0.16	-	0.02	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V
$t_{PLH}$	COM or Yn	Yn or COM	MAX	18	18	12	8
$t_{PHL}$				18	18	12	8
$t_{PZH}$	INH	COM or Yn	MAX	98	105	25	18
$t_{PZL}$				98	105	25	18
$t_{PHZ}$	INH	COM or Yn	MAX	75	75	25	18
$t_{PLZ}$				75	75	25	18

Logic Diagram



FUNCTION TABLE

INPUTS				ON CHANNEL
INH	C	B	A	
L	L	L	L	1Y0, 2Y0, 3Y0
L	L	L	H	1Y1, 2Y0, 3Y0
L	L	H	L	1Y0, 2Y1, 3Y0
L	L	H	H	1Y1, 2Y1, 3Y0
L	H	L	L	1Y0, 2Y0, 3Y1
L	H	L	H	1Y1, 2Y0, 3Y1
L	H	H	L	1Y0, 2Y1, 3Y1
L	H	H	H	1Y1, 2Y1, 3Y1
H	X	X	X	None

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	0.16	0.16	-	0.02	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V
$t_{PLH}$	COM or Yn	Yn or COM	MAX	18	18	12	8
$t_{PHL}$				18	18	12	8
$t_{PZH}$	INH	COM or Yn	MAX	66	72	25	18
$t_{PZL}$				66	72	25	18
$t_{PHZ}$	INH	COM or Yn	MAX	63	66	25	18
$t_{PLZ}$				63	66	25	18

UNIT: ns



# Function Diagram



FUNCTION TABLE

MODE SELECT INPUT	Ka	Kb	Kc
H	H	H	H
L	H	H	H
H	L	H	H
L	L	H	H
H	H	L	L
X	L	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
Icc	MAX	0.16	mA
Ioh	MAX	-4	mA
Iol	MAX	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
fmax	CP	Q	MIN	18
t <sub>w</sub>	CP	Q	MIN	27
t <sub>su</sub>	Kb, Kc to CP	Q	MIN	22
t <sub>PLH</sub>	CP	Q	MAX	60
t <sub>PHL</sub>	CP	Q	MAX	60
t <sub>PLH</sub>	LE	Q	MAX	53
t <sub>PHL</sub>	LE	Q	MAX	53

UNIT fmax : MHz other : ns

- Allow Design or Enter no of output counter circuit
- $V_{cc}$ : 2V to 6V

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS			
CLKI	CLR	$Q_D$ to $Q_N$		CLKO	CLKO
↑	L	No Change		↑	↓
↓	L	Advance to Next State		↓	↑
X	H	All Outputs are Low		L	H

OPERATING CONDITIONS

MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
MAX	0.08	0.16	0.16	mA
- MAX	-4	-4	-4	mA
MAX	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
$t_{max}$			MIN	22	20	20
$t_w$	CLKI		MIN	23	24	24
	CLR high			23	24	38
$t_{su}$	CLR inactive before CLK ↓		MIN	40	-	-
$t_{PLH}$	CLKI	$Q_D$	MAX	123	90	100
$t_{PHL}$	CLKI	$Q_D$	MAX	123	90	100
$t_{PHL}$	CLR	Any	MAX	35	53	66

UNIT  $t_{max}$ : MHz other: ns

## QUADRUPLE BILATERAL SWITCHES

- Same Pinouts as CMOS4016, 4066
- Low On-State Impedance: 50-Ω TYP at  $V_{CC} = 6V$
- Individual Switch Controls
- Extremely Low Input Current
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches



FUNCTION TABLE

INPUT (C)	SWITCH
L	OFF
H	ON

NOTE:

H = High Level  
L = Low Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
$I_{CC}$	MAX	0.02	0.04	0.04	-	0.02	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
$t_{PLH}$	A or B	B or A	MAX	15	18	18	12	8
$t_{PHL}$	A or B	B or A	MAX	15	18	18	12	8
$t_{PZH}$	C	A or B	MAX	45	30	36	22	16
$t_{PZL}$	C	A or B	MAX	45	30	36	22	16
$t_{PHZ}$	C	A or B	MAX	50	45	53	22	16
$t_{PLZ}$	C	A or B	MAX	50	45	53	22	16

UNIT: ns

## 16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER



Function Diagram



FUNCTION TABLE

S0	S1	S2	S3	$\bar{E}$	SELECTED CHANNEL
X	X	X	X	X	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

## NOTES:

H = High Level  
L = Low Level

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	0.16	0.16	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
$t_{PLH}$	Switch In	COMMON I/O	MAX	22	22
$t_{PHL}$	Switch In	COMMON I/O	MAX	22	22
$t_{PZH}$	$\bar{E}$	COMMON I/O	MAX	83	90
$t_{PZL}$	$\bar{E}$	COMMON I/O	MAX	83	90
$t_{PZH}$	$S_n$	COMMON I/O	MAX	90	90
$t_{PZL}$	$S_n$	COMMON I/O	MAX	90	90
$t_{PHZ}$	$\bar{E}$	COMMON I/O	MAX	83	83
$t_{PLZ}$	$\bar{E}$	COMMON I/O	MAX	83	83
$t_{PHZ}$	$S_n$	COMMON I/O	MAX	87	87
$t_{PLZ}$	$S_n$	COMMON I/O	MAX	87	87



UNIT:ns

4075

# TRIPLE 3-INPUT OR GATES

●  $Y = A + B + C$

## Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
Supply Voltage	MAX	V
Input Voltage	MAX	V
Output Voltage	MAX	V

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns
Propagation Delay	Switch B	COMMON B	MAX	ns

FUNCTION TABLE

SELECT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Output	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

NOTES:  
1. All inputs and outputs are TTL compatible.  
2. All inputs and outputs are CMOS compatible.

FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
H	X	X	H
X	H	X	H
X	X	H	H

NOTES:

H = High Voltage Level

L = Low Voltage Level

X = Don't Care


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.02	0.04	0.04	mA
I <sub>OH</sub>	MAX	-4	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
t <sub>PLH</sub>	A, B or C	Y	MAX	25	30	36
t <sub>PHL</sub>	A, B or C	Y	MAX	25	30	36

UNIT: ns



### 8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE



# FUNCTION TABLE

INPUTS				PARALLEL OUTPUT		SERIAL OUTPUT	
CP	OE	STR	D	Q <sub>0</sub>	Q <sub>n</sub>	QS <sub>1</sub> †	QS <sub>2</sub>
↑	L	X	X	Z	Z	Q <sub>6</sub>	NC
↓	L	X	X	Z	Z	NC	Q <sub>7</sub>
↑	H	L	X	NC	NC	Q <sub>6</sub>	NC
↑	H	H	L	L	Q <sub>n-1</sub>	Q <sub>6</sub>	NC
↑	H	H	H	H	Q <sub>n-1</sub>	Q <sub>6</sub>	NC
↓	H	H	H	NC	NC	NC	Q <sub>7</sub>

## NOTES:

†: H = High Voltage Level, L = Low Voltage Level, X = Don't Care,

NC = No charge, Z = High Impedance Off-state,

↑ = Transition from Low to High Level, ↓ = Transition from High Low.

‡: At the positive clock edge the information in the seventh register stage is transferred to the 8th register stage and QS<sub>2</sub> output.


## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA
I <sub>OL</sub>	MAX	4	4	mA
I <sub>OH</sub>	MAX	-4	-4	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t <sub>W</sub>	CP		MIN	24	24
t <sub>WH</sub>	STR		MIN	24	24
t <sub>su</sub>	Data		MIN	15	15
	STR			30	30
t <sub>H</sub>	Data		MIN	3	4
	STR			0	0
t <sub>PLH</sub>	CP	QS <sub>1</sub>	MAX	45	-
t <sub>PHL</sub>				45	-
t <sub>PLH</sub>	CP	QS <sub>2</sub>	MAX	41	-
t <sub>PHL</sub>				41	-
t <sub>PLH</sub>	CP	Q <sub>n</sub>	MAX	59	-
t <sub>PHL</sub>				59	-
t <sub>PLH</sub>	STR	Q <sub>n</sub>	MAX	54	-
t <sub>PHL</sub>				54	-
t <sub>PZH</sub>	OE	Q <sub>n</sub>	MAX	53	-
t <sub>PZL</sub>				53	-
t <sub>PLZ</sub>	OE	Q <sub>n</sub>	MAX	38	-
t <sub>PHZ</sub>				38	-

UNIT:ns



## FUNCTION TABLE

INPUTS	OUTPUT
Q <sub>0</sub>	Q <sub>1</sub>
Q <sub>1</sub>	Q <sub>2</sub>
Q <sub>2</sub>	Q <sub>3</sub>
Q <sub>3</sub>	Q <sub>4</sub>
Q <sub>4</sub>	Q <sub>5</sub>
Q <sub>5</sub>	Q <sub>6</sub>
Q <sub>6</sub>	Q <sub>7</sub>

## RECOMMENDED SWITCHING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT
t <sub>W</sub>	MAX	24	24
t <sub>WH</sub>	MAX	24	24
t <sub>su</sub>	MAX	15	15
t <sub>H</sub>	MAX	3	4
t <sub>PLH</sub>	MAX	45	-
t <sub>PHL</sub>	MAX	45	-
t <sub>PLH</sub>	MAX	41	-
t <sub>PHL</sub>	MAX	41	-
t <sub>PLH</sub>	MAX	59	-
t <sub>PHL</sub>	MAX	59	-
t <sub>PLH</sub>	MAX	54	-
t <sub>PHL</sub>	MAX	54	-
t <sub>PZH</sub>	MAX	53	-
t <sub>PZL</sub>	MAX	53	-
t <sub>PLZ</sub>	MAX	38	-
t <sub>PHZ</sub>	MAX	38	-

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t <sub>W</sub>	CP		MIN	24	24
t <sub>WH</sub>	STR		MIN	24	24
t <sub>su</sub>	Data		MIN	15	15
t <sub>H</sub>	Data		MIN	3	4
t <sub>PLH</sub>	CP	QS <sub>1</sub>	MAX	45	-
t <sub>PHL</sub>				45	-
t <sub>PLH</sub>	CP	QS <sub>2</sub>	MAX	41	-
t <sub>PHL</sub>				41	-
t <sub>PLH</sub>	CP	Q <sub>n</sub>	MAX	59	-
t <sub>PHL</sub>				59	-
t <sub>PLH</sub>	STR	Q <sub>n</sub>	MAX	54	-
t <sub>PHL</sub>				54	-
t <sub>PZH</sub>	OE	Q <sub>n</sub>	MAX	53	-
t <sub>PZL</sub>				53	-
t <sub>PLZ</sub>	OE	Q <sub>n</sub>	MAX	38	-
t <sub>PHZ</sub>				38	-







INPUTS		SWITCH
$\bar{E}$	S	
L	L	OFF
L	H	ON
H	X	OFF


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
TP <sub>LH</sub>	Switch in	Switch out	MAX	18	18
TP <sub>HL</sub>				18	18
tp <sub>ZH</sub>	$\bar{E}$	Z	MAX	62	66
tp <sub>ZL</sub>				62	85
tp <sub>ZH</sub>	nS	Z	MAX	53	60
tp <sub>ZL</sub>				53	75
tp <sub>LZ</sub>	$\bar{E}$	Z	MAX	62	75
tp <sub>HZ</sub>				62	-
tp <sub>L</sub>	nS	Z	MAX	53	-
tp <sub>H</sub>				53	66

[illegible]

Logic Diagram



FUNCTION TABLE

SELECT	SWITCH	OUTPUT
0	L	L
1	H	L
2	H	H
3	X	H

FUNCTION TABLE

INPUTS					OUTPUT
E1	E2	S2	S1	S0	SWITCHES LE = H
L	H	L	L	L	A0
L	H	L	L	H	A1
L	H	L	H	L	A2
L	H	L	H	H	A3
L	H	H	L	L	A4
L	H	H	L	H	A5
L	H	H	H	L	A6
L	H	H	H	H	A7
H	L	X	X	X	None

## NOTES:

1. When LE is low S0-S2 data are latched and switches cannot change state.  
H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t <sub>W</sub>	LE	MIN	30	28	
t <sub>su</sub>	S <sub>n</sub> to LE	MIN	-	-	
t <sub>h</sub>	S <sub>n</sub> to LE	MIN	5	5	
t <sub>PLH</sub>	Switch In	Switch Out	MAX	11	11
t <sub>PHL</sub>			MAX	11	11
t <sub>PZH</sub>	E1, E2, LE	V <sub>os</sub>	MAX	90	113
t <sub>PZL</sub>			MAX	90	113
t <sub>PZH</sub>	S <sub>n</sub>	V <sub>os</sub>	MAX	90	113
t <sub>PZL</sub>			MAX	90	113
t <sub>PLZ</sub>	E1	V <sub>os</sub>	MAX	75	83
t <sub>PHZ</sub>			MAX	75	83
t <sub>PLZ</sub>	E2	V <sub>os</sub>	MAX	75	90
t <sub>PHZ</sub>			MAX	75	90
t <sub>PLZ</sub>	LE	V <sub>os</sub>	MAX	83	90
t <sub>PHZ</sub>			MAX	83	90
t <sub>PLH</sub>	S <sub>n</sub>	V <sub>os</sub>	MAX	83	98
t <sub>PHL</sub>			MAX	83	98

UNIT:ns

## ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LATCH

Function Diagram



FUNCTION TABLE

INPUTS				"ON"† SWITCHES LE = H
E1	E2	S1	S0	
L	H	L	L	A <sub>0</sub> , B <sub>0</sub>
L	H	L	H	A <sub>1</sub> , B <sub>1</sub>
L	H	H	L	A <sub>2</sub> , B <sub>2</sub>
L	H	H	H	A <sub>3</sub> , B <sub>3</sub>
H	L	X	X	None

## NOTES:

† When LE is low S0-S2 data are latched and switches cannot change state.  
H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I <sub>CC</sub>	MAX	0.16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t <sub>W</sub>	LE		MIN	30
t <sub>su</sub>	S <sub>n</sub> to LE		MIN	-
t <sub>H</sub>	S <sub>n</sub> to LE		MIN	5
t <sub>PLH</sub>	Switch In	Switch Out	MAX	11
t <sub>PHL</sub>			MAX	11
t <sub>PZH</sub>	E1, E2, LE	V <sub>OS</sub>	MAX	105
t <sub>PZL</sub>			MAX	105
t <sub>PZH</sub>	S <sub>n</sub>	V <sub>OS</sub>	MAX	113
t <sub>PZL</sub>			MAX	113
t <sub>PLZ</sub>	E1, E2, LE	V <sub>OS</sub>	MAX	83
t <sub>PHZ</sub>			MAX	83

UNIT:ns

## OCTAL EDGE TRIGGERED D TYPE

FUNCTION TABLE

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
I <sub>CC</sub>	MAX	150	mA
I <sub>OH</sub>	MAX	-15	mA
I <sub>OL</sub>	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
f <sub>max</sub>			MIN	125
t <sub>w</sub>			MIN	4
t <sub>su</sub>			MIN	4
t <sub>h</sub>			MIN	1
t <sub>PLH</sub>	CLK	Q	MAX	8
t <sub>PHL</sub>			MAX	8
t <sub>PZH</sub>	OE	Q	MAX	6
t <sub>PZL</sub>			MAX	8
t <sub>PHZ</sub>	OE	Q	MAX	6.5
t <sub>PLZ</sub>			MAX	7

UNIT f<sub>max</sub> : MHz other : ns


To Seven Other Channels

FUNCTION TABLE

INPUT	OUTPUT
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7

PARAMETER	UNIT	MAX or MIN	AS
t <sub>PLH</sub>	ns	8	
t <sub>PHL</sub>	ns	8	
t <sub>PZH</sub>	ns	6	
t <sub>PZL</sub>	ns	8	
t <sub>PHZ</sub>	ns	6.5	
t <sub>PLZ</sub>	ns	7	

## BCD TO 7 SEGMENT LATCH/DECODER/DRIVERS



FUNCTION TABLE

$\overline{LE}$	$\overline{BI}$	$\overline{LT}$	$D_3$	$D_2$	$D_1$	$D_0$	a	b	c	d	e	f	g	Display
X	X	L	X	X	X	X	H	H	H	H	H	H	H	8
X	X	L	X	X	X	X	L	L	L	L	L	L	L	Blank
L	H	H	L	L	L	L	H	H	H	H	H	L	L	0
L	H	H	L	L	L	L	H	H	H	L	L	L	L	1
L	H	H	L	L	H	L	H	H	L	H	H	H	L	2
L	H	H	L	L	H	H	H	H	H	L	L	H	L	3
L	H	H	L	H	L	L	L	H	H	L	L	H	H	4
L	H	H	L	H	L	H	L	L	H	H	L	H	H	5
L	H	H	L	H	H	L	L	H	H	H	L	L	L	6
L	H	H	L	H	H	H	H	H	H	L	L	L	L	7
L	H	H	H	L	L	L	H	H	H	H	H	H	H	8
L	H	H	H	L	L	H	H	H	L	L	L	H	H	9
L	H	H	H	L	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	L	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	L	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	H	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	X	X	X	X	X	X	X	X	Blank

NOTES

X = Don't Care

Depends on BCD code previously applied when  $\overline{LE} = L$ .

Display is blank for all illegal input codes (BCD &gt; HLLH).

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	0.16	0.16	mA
$I_{OH}$	MAX	-7.4	-7.4	mA
$I_{OL}$	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
$t_W$	Latch Enable		MIN	20	20
$t_{su}$	$D_n$ to $\overline{LE}$		MIN	20	20
$t_H$	$D_n$ to $\overline{LE}$		MIN	3	5
$t_{PLH}$	$D_n$	a to g	MAX	75	75
$t_{PHL}$				75	75
$t_{PLH}$	$\overline{LE}$	a to g	MAX	68	68
$t_{PHL}$				68	68
$t_{PLH}$	$\overline{BI}$	a to g	MAX	55	55
$t_{PHL}$				55	55
$t_{PLH}$	$\overline{LT}$	a to g	MAX	40	41
$t_{PHL}$				40	41

UNIT: ns



FUNCTION TABLE  
( $\overline{LE} = H$ )

$\overline{E}$	DECODER INPUTS				ADDRESSED OUTPUT H
	A3	A2	A1	A0	
L	L	L	L	L	Y0
L	L	L	L	H	Y1
L	L	L	H	L	Y2
L	L	L	H	H	Y3
L	L	H	L	L	Y4
L	L	H	L	H	Y5
L	L	H	H	L	Y6
L	L	H	H	H	Y7
L	H	L	L	L	Y8
L	H	L	L	H	Y9
L	H	L	H	L	Y10
L	H	L	H	H	Y11
L	H	H	L	L	Y12
L	H	H	L	H	Y13
L	H	H	H	L	Y14
L	H	H	H	H	Y15
H	X	X	X	X	All outputs = L

H = high, L = low, X = don't care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	0.08	0.16	0.08	mA
$I_{OH}$	MAX	-4	-4	-6	mA
$I_{OL}$	MAX	4	4	6	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
$t_{wL}$	$\overline{LE}$ ( $\overline{LE}$ )		MIN	20	22	38
$t_{su}$	$\overline{LE}$ ( $\overline{LE}$ )		MIN	25	30	25
$t_h$	$\overline{LE}$ ( $\overline{LE}$ )		MIN	5	0	5
$t_{PLH}$	A, B, C, D (A1, 2, 3, 4)	Y	MAX	58	83	69
$t_{PHL}$				58	83	69
$t_{PLH}$	$\overline{LE}$ ( $\overline{LE}$ )	Y	MAX	58	68	63
$t_{PHL}$				58	68	63
$t_{PLH}$	$\overline{G}$ ( $\overline{E}$ )	Y	MAX	44	53	50
$t_{PHL}$				44	53	50

UNIT: ns



Logic Diagram



SWITCHING CHARACTERISTICS

INPUT	OUTPUT	TIME	UNIT
0	0	0	ns
1	1	0	ns
2	2	0	ns
3	3	0	ns
4	4	0	ns
5	5	0	ns
6	6	0	ns
7	7	0	ns
8	8	0	ns
9	9	0	ns
10	10	0	ns
11	11	0	ns
12	12	0	ns
13	13	0	ns
14	14	0	ns
15	15	0	ns

FUNCTION TABLE  
(LE = H)

$\bar{E}$	DECODER INPUTS				ADDRESSED OUTPUT L
	A3	A2	A1	A0	
L	L	L	L	L	Y0
L	L	L	L	H	Y1
L	L	L	H	L	Y2
L	L	L	H	H	Y3
L	L	H	L	L	Y4
L	L	H	L	H	Y5
L	L	H	H	L	Y6
L	L	H	H	H	Y7
L	H	L	L	L	Y8
L	H	L	L	H	Y9
L	H	L	H	L	Y10
L	H	L	H	H	Y11
L	H	H	L	L	Y12
L	H	H	L	H	Y13
L	H	H	H	L	Y14
L	H	H	H	H	Y15
H	X	X	X	X	All outputs = H

H = high, L = low, X = don't care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	0.08	0.16	0.08	mA
$I_{OH}$	MAX	-4	-4	-6	mA
$I_{OL}$	MAX	4	4	6	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
$t_w$	LE ( $\bar{L}$ )		MIN	20	22	38
$t_{su}$	LE ( $\bar{L}$ )		MIN	25	30	25
$t_h$	LE ( $\bar{L}$ )		MIN	5	0	5
$t_{PLH}$	A, B, C, D (A1, 2, 3, 4)	$\bar{Y}$ (CD74HCT:Y)	MAX	58	83	69
$t_{PLH}$	LE ( $\bar{L}$ )	$\bar{Y}$ (CD74HCT:Y)	MAX	58	68	63
$t_{PHL}$	LE ( $\bar{L}$ )	$\bar{Y}$ (CD74HCT:Y)	MAX	58	68	63
$t_{PLH}$	$\bar{G}$ (E)	$\bar{Y}$ (CD74HCT:Y)	MAX	44	53	50

UNIT:ns

## DUAL SYNCHRONOUS COUNTERS

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT STATE
CP	E	MR	
↑	H	L	Increment Counter
L	↑	L	Increment Counter
↓	X	L	No Change
H	↑	L	No Change
↑	L	L	No Change
H	↓	L	No Change
L	X	H	Q <sub>0</sub> thru Q <sub>3</sub> = L

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
I <sub>CC</sub>	MAX	0.16	mA
I <sub>OH</sub>	MAX	-4	mA
I <sub>OL</sub>	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74HC
fmax			MIN	20
tw	CP		MIN	24
	MR			30
tsu	Enable to CP		MIN	24
	CP to Enable			24
tPLH	CP	Qn	MAX	72
tPHL				72
tPLH	Enable	Qn	MAX	72
tPHL				72
tPLH	MR	Qn	MAX	45
tPHL				45

UNIT f<sub>max</sub> : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT STATE
CP	E	MR	
↑	H	L	Increment Counter
↓	X	L	Increment Counter
X	↑	L	No Change
↑	L	L	No Change
↓	L	L	No Change
X	X	H	Q <sub>0</sub> thru Q <sub>3</sub> = L


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
f <sub>max</sub>			MIN	20	17
t <sub>w</sub>	CP		MIN	24	30
	MR			30	30
t <sub>su</sub>	Enable to CP		MIN	24	24
	CP to Enable			24	-
t <sub>PLH</sub>	CP	Q <sub>n</sub>	MAX	72	80
t <sub>PHL</sub>				72	80
t <sub>PLH</sub>	Enable	Q <sub>n</sub>	MAX	72	83
t <sub>PHL</sub>				72	83
t <sub>PLH</sub>	MR	Q <sub>n</sub>	MAX	45	53
t <sub>PHL</sub>				45	53

UNIT f<sub>max</sub> : MHz other : ns



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
V <sub>CC</sub>	5.0	V
I <sub>CC</sub>	1.0	mA
f <sub>osc</sub>	1.0	kHz
t <sub>prop</sub>	1.0	μs
t <sub>set</sub>	1.0	μs
t <sub>hold</sub>	1.0	μs

FUNCTION TABLE

INPUTS	OUTPUT STATE
C <sub>1</sub> , C <sub>2</sub>	Q = 1
C <sub>1</sub> , C <sub>2</sub>	Q = 0
C <sub>1</sub> , C <sub>2</sub>	Q = 1
C <sub>1</sub> , C <sub>2</sub>	Q = 0
C <sub>1</sub> , C <sub>2</sub>	Q = 1
C <sub>1</sub> , C <sub>2</sub>	Q = 0
C <sub>1</sub> , C <sub>2</sub>	Q = 1
C <sub>1</sub> , C <sub>2</sub>	Q = 0
C <sub>1</sub> , C <sub>2</sub>	Q = 1
C <sub>1</sub> , C <sub>2</sub>	Q = 0

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
t <sub>prop</sub>	C <sub>1</sub>	Q	1.0	μs
t <sub>set</sub>	C <sub>1</sub>	Q	1.0	μs
t <sub>hold</sub>	C <sub>1</sub>	Q	1.0	μs
t <sub>prop</sub>	C <sub>2</sub>	Q	1.0	μs
t <sub>set</sub>	C <sub>2</sub>	Q	1.0	μs
t <sub>hold</sub>	C <sub>2</sub>	Q	1.0	μs
t <sub>prop</sub>	C <sub>3</sub>	Q	1.0	μs
t <sub>set</sub>	C <sub>3</sub>	Q	1.0	μs
t <sub>hold</sub>	C <sub>3</sub>	Q	1.0	μs
t <sub>prop</sub>	C <sub>4</sub>	Q	1.0	μs
t <sub>set</sub>	C <sub>4</sub>	Q	1.0	μs
t <sub>hold</sub>	C <sub>4</sub>	Q	1.0	μs

UNIT: 1000 = 10<sup>3</sup>, 1000000 = 10<sup>6</sup>

# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I <sub>CC</sub>	MAX	0.16	0.16	mA
I <sub>OH</sub>	MAX	-4	-4	mA
I <sub>OL</sub>	MAX	4	4	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t <sub>WH</sub>	A, B	A, B	MIN	24	24
t <sub>DVL</sub>		A, B		24	24
t <sub>DWL</sub>		R		24	30
t <sub>PLH</sub>	A, B	Q	MAX	75	83
t <sub>PHL</sub>		Q		75	83
t <sub>PLH</sub>	R	Q	MAX	-	75
t <sub>PHL</sub>		Q		75	60

UNIT:ns

### Logic Diagram







FUNCTION TABLE

INPUTS			INPUT
OE1	OE2	D	Y
L	L	L	L
L	L	H	Z
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	45	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	D	Y	MAX	6.2
t <sub>PHL</sub>				5.6
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	8.7
t <sub>PZL</sub>				7.5
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	5.2
t <sub>PLZ</sub>				6.9

UNIT: ns

## 5401

11-BIT LINE/MEMORY DRIVERS  
WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required (SN74ABT5401)

FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	D	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	45	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	D	Y	MAX	6.9
t <sub>PHL</sub>				5.7
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	8.5
t <sub>PZL</sub>				6.8
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	5.2
t <sub>PLZ</sub>				6.9


UNIT: ns

Logic Diagram



right = 5400, active-low enable pins (OE1, OE2) are required

Logic Diagram



## 5402

(SN74ABT5402A)

FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	D	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	48	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	D	Y	MAX	6.2
t <sub>PHL</sub>	D	Y	MAX	5.6
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	8.7
t <sub>PZL</sub>	$\overline{OE}$	Y	MAX	7.5
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	5.2
t <sub>PLZ</sub>	$\overline{OE}$	Y	MAX	6.9

UNIT: ns

## Logic Diagram

To Eleven Other Channels

## 5403

### 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required (SN74ABT5403)

FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	D	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	45	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	D	Y	MAX	6.9
t <sub>PHL</sub>	D	Y	MAX	5.7
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	8.5
t <sub>PZL</sub>	$\overline{OE}$	Y	MAX	6.8
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	5.2
t <sub>PLZ</sub>	$\overline{OE}$	Y	MAX	6.9

UNIT: ns

## Logic Diagram



## 7001

### QUADRUPLE POSITIVE-AND GATES WITH SCHMITT-TRIGGER INPUTS

- Same Pinouts as SN74HC08
- $V_{CC}$ : 2V to 6V
- Schmitt-Triggered Inputs
- $Y = A \cdot B$

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	HC	UNIT
$I_{CC}$	MAX	0.02	mA
$I_{OH}$	MAX	-4	mA
$I_{OL}$	MAX	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	HC
$t_{PLH}$	A or B	Y	MAX	33
$t_{PHL}$	A or B	Y	MAX	33

UNIT: ns

#### Logic Diagram



FUNCTION TABLE	INPUTS		OUTPUT
	A	B	
	L	L	L
	L	H	L
	H	L	L
	H	H	H

## 7002

### QUADRUPLE POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS

- Same Pinouts as SN74HC36
- $V_{CC}$ : 2V to 6V
- Schmitt-Triggered Inputs
- $Y = \overline{A + B}$

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	HC	UNIT
$I_{CC}$	MAX	0.02	mA
$I_{OH}$	MAX	-4	mA
$I_{OL}$	MAX	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	HC
$t_{PLH}$	A or B	Y	MAX	33
$t_{PHL}$	A or B	Y	MAX	33

UNIT: ns

#### Logic Diagram




FUNCTION TABLE	INPUTS		OUTPUT
	A	B	
	L	L	H
	L	H	H
	H	L	H
	H	H	L

# 7032

## QUADRUPLE 2-INPUT POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS

- Same Pinouts as SN74HC32
- $V_{CC}$ : 2V to 6V
- Schmitt-Triggered Inputs
- $Y = A + B$

### Logic Diagram



### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	HC	UNIT
$I_{CC}$	MAX	0.02	mA
$I_{OH}$	MAX	-4	mA
$I_{OL}$	MAX	4	mA


### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	HC
$t_{PLH}$	A or B	Y	MAX	33
$t_{PHL}$	A or B	Y	MAX	33

UNIT: ns

PARAMETER	TEST CONDITIONS	UNIT
$t_{PLH}$	$V_{CC} = 5V, V_{OL} = 0.5V, C_L = 50pF$	ns
$t_{PHL}$	$V_{CC} = 5V, V_{OH} = 4.5V, C_L = 50pF$	ns
$t_{CPL}$	$V_{CC} = 5V, V_{OL} = 0.5V, V_{OH} = 4.5V, C_L = 50pF$	ns
$t_{CMT}$	$V_{CC} = 5V, V_{OL} = 0.5V, V_{OH} = 4.5V, C_L = 50pF$	ns
$t_{CMT}$	$V_{CC} = 5V, V_{OL} = 0.5V, V_{OH} = 4.5V, C_L = 50pF$	ns

PARAMETER	TEST CONDITIONS	UNIT
$I_{CC}$	$V_{CC} = 5V, V_{OL} = 0.5V, V_{OH} = 4.5V, C_L = 50pF$	mA
$I_{OH}$	$V_{CC} = 5V, V_{OL} = 0.5V, V_{OH} = 4.5V, C_L = 50pF$	mA
$I_{OL}$	$V_{CC} = 5V, V_{OL} = 0.5V, V_{OH} = 4.5V, C_L = 50pF$	mA



### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
TP <sub>LH</sub>	SIGN, COMP <sub>IN</sub>	PC1 <sub>OUT</sub>	MAX	60	68
TP <sub>HL</sub>				60	68
TP <sub>ZH</sub>	SIGN, COMP <sub>IN</sub>	PC2 <sub>OUT</sub>	MAX	84	90
TP <sub>ZL</sub>				84	90
TP <sub>HZ</sub>	SIGN, COMP <sub>IN</sub>	PC2 <sub>OUT</sub>	MAX	98	105
TP <sub>LZ</sub>				98	105

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	H

NOTES:  
H = High Voltage Level  
L = Low Voltage Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I <sub>CC</sub>	MAX	0.02	0.04	mA
I <sub>OH</sub>	MAX	-4	-4	V
I <sub>OL</sub>	MAX	4	4	V

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
t <sub>PLH</sub>	A or B	Y	MAX	25	35
t <sub>PHL</sub>	A or B	Y	MAX	25	35

UNIT: ns

## 8003

### DUAL 2-INPUT POSITIVE-NAND GATES

Logic Diagram



RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	UNIT
I <sub>CC</sub>	MAX	1.5	8.7	mA
I <sub>OH</sub>	MAX	-0.4	-2	mA
I <sub>OL</sub>	MAX	8	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t <sub>PLH</sub>	A or B	Y	MAX	11	4.5
t <sub>PHL</sub>	A or B	Y	MAX	8	4

UNIT: ns

Logic Diagram



**FUNCTION TABLE**  
(each 4-bit buffer)

INPUTS		OUTPUT
OE	A	Y
L	H	L
L	L	H
H	X	Z

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVT 3V	AC	ACT	AHC	AHCT	LVCH 3V	LVCZ 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	34	5	5	5	0.08	0.08	0.04	0.04	0.02	0.1	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-32	-32	-24	-24	-8	-8	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	64	64	24	24	8	8	24	24	24	mA


**SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVT 3V	AC	ACT	AHC	AHCT
t <sub>PLH</sub>	A	Y	MAX	4.7	3.5	3.5	3.3	5.8	8.5	8.5	10.5
t <sub>PHL</sub>				4.8	3.5	3.5	3.2	7.1	10.2	8.5	10.5
t <sub>PZH</sub>	OE	Y	MAX	5.3	4	4	3.7	6.6	9.4	10.5	13
t <sub>PZL</sub>				7.1	4.4	4.4	3.1	8.1	11.4	10.5	13
t <sub>PHZ</sub>	OE	Y	MAX	6.1	4.5	4.5	5	8.1	12	10.5	13
t <sub>PLZ</sub>				5.6	4.2	4.2	4.1	7.3	10.7	10.5	13

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCH 3V	LVCZ 3V	ALVCH 3V
t <sub>PLH</sub>	A	Y	MAX	4.2	4.2	3.9
t <sub>PHL</sub>				4.2	4.2	3.9
t <sub>PZH</sub>	OE	Y	MAX	4.7	4.7	5
t <sub>PZL</sub>				4.7	4.7	5
t <sub>PHZ</sub>	OE	Y	MAX	5.9	5.9	4.4
t <sub>PLZ</sub>				5.9	5.9	4.4

UNIT: ns





FUNCTION TABLE

INPUTS		OUTPUTS
1OE, 4OE	1A, 4A	1Y, 4Y
L	H	L
L	L	H
H	X	Z

INPUTS		OUTPUTS
2OE, 3OE	2A, 3A	2Y, 3Y
H	H	H
H	L	L
L	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ACT	UNIT
I <sub>CC</sub>	MAX	34	5	0.08	mA
I <sub>OH</sub>	MAX	-32	-32	-24	mA
I <sub>OL</sub>	MAX	64	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ACT
t <sub>PLH</sub>	A	Y	MAX	3.7	3.5	9.5
t <sub>PHL</sub>	A	Y	MAX	4.5	3.5	9.1
t <sub>PZH</sub>	OE or OE	Y	MAX	5	4.5	9.4
t <sub>PZL</sub>	OE or OE	Y	MAX	6.9	4.5	10.5
t <sub>PHZ</sub>	OE or OE	Y	MAX	6.2	5.3	11.6
t <sub>PLZ</sub>	OE or OE	Y	MAX	5.6	4.9	10.7

UNIT: ns





# 16244

## 16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

FUNCTION TABLE	
OUTPUT	INPUT
1	1
0	0
H	H
S	S

Logic Diagram

FUNCTION TABLE	
OUTPUT	INPUT
1	1
0	0
H	H
S	S



**FUNCTION TABLE**  
(each buffer)

INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT	LVC 3V	LVCH 3V	UNIT
I <sub>CC</sub>	MAX	32	32	5	5	5	0.08	0.08	0.04	0.04	0.02	0.02	mA
I <sub>OH</sub>	MAX	-32	-32	-32	-32	-32	-24	-24	-8	-8	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	64	64	64	24	24	8	8	24	24	mA

PARAMETER	MAX or MIN	LVCZ 3V	ALVC 3V	ALVCH 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	0.1	0.04	0.04	0.04	mA
I <sub>OH</sub>	MAX	-24	-24	-24	-12	mA
I <sub>OL</sub>	MAX	24	24	24	12	mA

**SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHC
t <sub>PLH</sub>	A	Y	MAX	3.5	3.5	3.2	3.2	2.4	7.1	9.4	8.5
t <sub>PHL</sub>				4.1	4.1	3.2	3.2	2.5	7.9	9.5	8.5
t <sub>PZH</sub>	OE	Y	MAX	4.8	4.8	4	4	3.8	7.5	8.9	10.5
t <sub>PZL</sub>				4.8	4.8	4	4	2.9	9	10.3	10.5
t <sub>PHZ</sub>	OE	Y	MAX	4.8	4.8	4.5	4.5	4.2	8.4	11.3	10.5
t <sub>PLZ</sub>				4.1	4.1	4.2	4.2	3.6	7.6	10.3	10.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHCT	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V	AVC 3V
t <sub>PLH</sub>	A	Y	MAX	10.5	4.1	4.1	4.1	3	3	1.7
t <sub>PHL</sub>				10.5	4.1	4.1	4.1	3	3	1.7
t <sub>PZH</sub>	OE	Y	MAX	13	4.6	4.6	4.6	4.4	4.4	3.5
t <sub>PZL</sub>				13	4.6	4.6	4.6	4.4	4.4	3.5
t <sub>PHZ</sub>	OE	Y	MAX	13	5.8	5.8	5.8	4.1	4.1	3.5
t <sub>PLZ</sub>				13	5.8	5.8	5.8	4.1	4.1	3.5

UNIT: ns


16245

# 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

FUNCTION TABLE  
(see notes)

OUTPUT	2OE	2A
Y	A	3E
H	0	3
L	1	4
X	X	H

Logic Diagram



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX to MAX	MIN to MAX	UNIT
$t_{PLH}$	A	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns

PARAMETER	INPUT	OUTPUT	MAX to MAX	MIN to MAX	UNIT
$t_{PLH}$	A	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns
$t_{PLH}$	3E	Y	MAX	MIN	ns

UNIT: ns

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHCT	UNIT
I <sub>CC</sub>	MAX	32	32	5	5	5	0.08	0.08	0.04	mA
I <sub>DH</sub>	MAX	-32	-32	-32	-32	-32	-24	-24	-8	mA
I <sub>OL</sub>	MAX	64	64	64	64	64	24	24	8	mA

PARAMETER	MAX or MIN	LVC 3V	LVCH 3V	LVCHR 3V	LVCZ 3V	ALVCH 3V	ALVC HR 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	0.02	0.02	0.02	0.06	0.04	0.04	0.04	mA
I <sub>DH</sub>	MAX	-24	-24	-12	-24	-24	-12	-12	mA
I <sub>OL</sub>	MAX	24	24	12	24	24	12	12	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHCT
t <sub>PLH</sub>	A or B	B or A	MAX	3.9	3.9	3.3	3.3	3.1	7.9	10.5	10.5
t <sub>PHL</sub>				4.2	4.2	3.3	3.3	2.9	8.9	10.2	10.5
t <sub>PZH</sub>	OE	B or A	MAX	6.3	6.3	4.5	4.5	4.2	8.6	10	15
t <sub>PZL</sub>				6.4	6.4	4.6	4.6	3.5	10.7	11.6	15
t <sub>PHZ</sub>	OE	B or A	MAX	6.3	6.3	5.1	5.1	5.3	9.8	12.6	15
t <sub>PLZ</sub>				5.2	5.2	5.1	5.1	5	8.7	11.8	15

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 3V	LVCH 3V	LVCHR 3V	LVCZ 3V	ALVCH 3V	ALVC HR 3V	AVC 3V
t <sub>PLH</sub>	A or B	B or A	MAX	4	4	4.8	4	3	4.2	1.7
t <sub>PHL</sub>				4	4	4.8	4	3	4.2	1.7
t <sub>PZH</sub>	OE	B or A	MAX	5.5	5.5	6.3	5.6	4.4	5.6	3.7
t <sub>PZL</sub>				5.5	5.5	6.3	5.6	4.4	5.6	3.7
t <sub>PHZ</sub>	OE	B or A	MAX	6.6	6.6	7.4	6.6	4.1	5.5	3.9
t <sub>PLZ</sub>				6.6	6.6	7.4	6.6	4.1	5.5	3.9

UNIT: ns

## 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

FUNCTION TABLE	
(Asynchronous)	
INPUTS	OPERATION
OE	Q
L	Q data to A bus
H	Q data to B bus
X	Q data to A bus



FUNCTION TABLE  
B TO A (OEB = H)

INPUTS						OUTPUT
1B	2B	SEL	LE1B	LE2B	OEA	A
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A <sub>0</sub>
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A <sub>0</sub>
X	X	X	X	X	H	Z

A TO B (OEA = H)

INPUTS						OUTPUTS	
1B	LEA1B	LEA2B	OE1B	OE2B		1B	2B
H	H	H	L	L		H	H
L	H	H	L	L		L	L
H	H	L	L	L		H	2B <sub>0</sub>
L	H	L	L	L		L	2B <sub>0</sub>
H	L	H	L	L		1B <sub>0</sub>	H
L	L	H	L	L		1B <sub>0</sub>	L
X	L	L	L	L		1B <sub>0</sub>	2B <sub>0</sub>
X	X	X	H	H		Z	Z
X	X	X	L	H		Active	Z
X	X	X	H	L		Z	Active
X	X	X	L	L		Active	Active

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	63	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	ALVCH 3V
t <sub>w</sub> Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high			MIN	3.3	3.3
t <sub>su</sub> Setup time, data before LE1B, LE2B, LEA1B, or LEA2B ↓			MIN	1.5	1.1
t <sub>h</sub> Hold time, data after LE1B, LE2B, LEA1B, or LEA2B ↓			MIN	1	1.5
TP <sub>LH</sub>	A or B	B or A	MAX	5.6	4.3
TP <sub>HL</sub>			MAX	5.9	4.3
TP <sub>LH</sub>	LE	A or B	MAX	5.8	4.4
TP <sub>HL</sub>			MAX	5.3	4.4
TP <sub>LH</sub>	SEL (B1)	A	MAX	5.3	5.6
	SEL (B2)			6	5.6
TP <sub>HL</sub>	SEL (B1)		MAX	4.4	5.6
	SEL (B2)			5.9	5.6
TP <sub>ZH</sub>	OE	A or B	MAX	5.7	5.4
TP <sub>ZL</sub>			MAX	5.8	5.4
TP <sub>HZ</sub>	OE	A or B	MAX	6.4	4.6
TP <sub>LZ</sub>			MAX	4.8	4.6

UNIT: ns



Logic Diagram



# FUNCTION TABLE

INPUTS				OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B0†	2B0†
L	X	•	L	L	X
L	X	•	H	H	X
X	L	•	L	X	L
X	L	•	H	X	H

† Output level before the indicated steady-state input conditions were established

## B-TO-A STORAGE (OE<sub>A</sub> = L)

INPUTS				OUTPUT
CLK	SEL	1B	2B	A
X	H	X	X	A0†
X	L	X	X	A0†
•	H	H	X	L
•	H	L	X	H
•	L	X	L	L
•	L	X	H	H

† Output level before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	ALVCHR 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	0.04	mA
I <sub>OH</sub>	MAX	-24	-12	-12	mA
I <sub>OL</sub>	MAX	24	12	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V	ALVCHR 3V	AVC 3V
f <sub>max</sub>			MIN	135	135	175
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3.3	3.3	3.5
t <sub>su</sub> Setup time	A data before CLK ↑		MIN	1.7	1	1.9
	B data before CLK ↑		MIN	1.8	1.1	1.9
	SEL before CLK ↑		MIN	1.3	1.3	1.3
	CLKENA1 or CLKENA2 before CLK ↑		MIN	0.9	0.8	1.1
	OE before CLK ↑		MIN	1.3	1.2	1.1
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	0.6	1.2	1
	B data after CLK ↑		MIN	0.6	1	0.7
	SEL after CLK ↑		MIN	0.7	1.7	0.4
	CLKENA1 or CLKENA2 after CLK ↑		MIN	1.1	1.6	1
	OE after CLK ↑		MIN	0.8	1.2	0.3
t <sub>pd</sub>	CLK	B	MAX	6.2	5.8	3
		A		5	5.2	2.7
t <sub>en</sub>	CLK	B	MAX	6.1	5.8	3.8
		A		5.9	5.3	3.4
t <sub>dis</sub>	CLK	B	MAX	6.1	6	3.7
		A		5.6	6	3.4

UNIT f<sub>max</sub> : MHz other : ns

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

FUNCTION TABLE

INPUTS		OUTPUT	
SEL	A	1B1	2B1
0	0	H	H
0	1	L	H
1	0	H	L
1	1	L	L


L1 = 12-BIT REGISTERED BUS EXCHANGER

INPUTS		OUTPUT	
SEL	A	1B1	2B1
0	0	H	H
0	1	L	H
1	0	H	L
1	1	L	L

L2 = 12-BIT REGISTERED BUS EXCHANGER

INPUTS		OUTPUT	
SEL	A	1B1	2B1
0	0	H	H
0	1	L	H
1	0	H	L
1	1	L	L

Logic Diagram



# FUNCTION TABLE

## OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OEA	OEB	A	1B,2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

## A-TO-B STORAGE (OEB = L)

INPUTS				OUTPUTS		
CLKENA1	CLKENA2	CLK	A	1B	2B	
L	H	↑	L	L†	2B0†	
L	H	↑	H	H†	2B0†	
L	L	↑	L	L†	L	
L	L	↑	H	H†	H	
H	L	↑	L	1B0†	L	
H	L	↑	H	1B0†	H	
H	H	X	X	1B0†	2B0†	

† Two CLK edges are needed to propagate data.

‡ Output level before the indicated steady-state input conditions were established

## B-TO-A STORAGE (OEA = L)

INPUTS					OUTPUT	
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
H	X	X	H	X	X	A0‡
X	H	X	L	X	X	A0‡
L	X	↑	H	H	X	L
L	X	↑	H	L	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

‡ Output level before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3.3
t <sub>su</sub> Setup time	A data before CLK ↑		MIN	3.1
	B data before CLK ↑		MIN	0.9
	CLKENAT or CLKENA2 before CLK ↑		MIN	2.7
	CLKEN1B or CLKEN2B before CLK ↑		MIN	2.6
	OE before CLK ↑		MIN	3.2
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	0.2
	B data after CLK ↑		MIN	1.7
	CLKENAT or CLKENA2 after CLK ↑		MIN	0.3
	CLKEN1B or CLKEN2B after CLK ↑		MIN	0.6
	OE after CLK ↑		MIN	0.1
t <sub>pd</sub>	CLK	A or B	MAX	5.1
	SEL	A	MAX	4.7
			MAX	5.5
t <sub>en</sub>	CLK	A or B	MAX	6
			MAX	6
t <sub>dis</sub>	CLK	A or B	MAX	5.8
			MAX	5.8

UNIT f<sub>max</sub> : MHz other : ns

## 12-BIT TO 24-BIT MULTIPLEXER BUS EXPANDER

## Logic Diagram



# FUNCTION TABLE

## OUTPUT ENABLE

INPUTS		OUTPUTS	
OEA	OEB	A	1B, 2B
H	X	Z	Z
L	L	Z	Active
L	H	Active	Z
L	L	Active	Active

## A-TO-B STORAGE (OEB = L)

INPUTS				OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B <sub>0</sub> †	2B <sub>0</sub> †
L	X	*	L	L	X
L	X	*	H	H	X
X	L	*	L	X	L
X	L	*	H	A <sub>0</sub>	H

## B-TO-A STORAGE (OEA = L)

INPUTS				OUTPUTS	
LE	SEL	1B	2B	A <sub>0</sub> †	A <sub>0</sub> †
H	X	X	X	A <sub>0</sub> †	A <sub>0</sub> †
H	X	X	X	L	L
L	H	L	X	L	L
L	H	H	X	H	H
L	L	X	L	L	L
L	L	X	H	H	H

† Output level before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	130
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3.3
t <sub>su</sub> Setup time	A before CLK ↑		MIN	1.7
	B before LE		MIN	1.3
	CLKEN before CLK ↑		MIN	1
t <sub>h</sub> Hold time	A after CLK ↑		MIN	0.7
	B after LE		MIN	1.1
	CLKEN after CLK ↑		MIN	0.9
t <sub>pd</sub>	CLK	B	MAX	4.3
	B			4
	LE	A	MAX	4.8
	SEL			5.2
t <sub>en</sub>	OEB or OEA	B or A	MAX	5.1
t <sub>ols</sub>	OEB or OEA	B or A	MAX	4.2

UNIT f<sub>max</sub> : MHz other : ns

digital signal



## 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

FUNCTION TABLE

OUTPUT TABLE			
DIR	SEL	A	OUTPUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


Q = 0000 0000 0000 0000

OUTPUT TABLE			
SEL	Q	A	OUTPUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Q = 0000 0000 0000 0000

OUTPUT TABLE			
SEL	Q	A	OUTPUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Logic Diagram



# FUNCTION TABLE

## A-TO-B STORAGE ( $\overline{OE} = L$ , DIR = H)

INPUTS			OUTPUTS	
SEL	CLK	A	1B	2B
H	X	X	1B $\dagger$	2B $\dagger$
L	$\uparrow$	L	L $\dagger$	X
L	$\uparrow$	H	H $\dagger$	X

$\dagger$  Output level before the indicated steady-state input conditions were established

$\ddagger$  Two CLK edges are needed to propagate the data.

## B-TO-A STORAGE ( $\overline{OE} = L$ , DIR = L)

INPUTS				OUTPUT A
CLK	SEL	1B	2B	
$\uparrow$	H	X	L	L $\S$
$\uparrow$	H	X	H	H $\S$
$\uparrow$	L	L	X	L
$\uparrow$	L	H	X	H

$\S$  Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

## OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	$\overline{OE}$	DIR	A	1B, 2B
$\uparrow$	H	X	Z	Z
$\uparrow$	L	L	Z	Active
$\uparrow$	L	H	Active	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3.3
t <sub>su</sub> Setup time	A data before CLK $\uparrow$		MIN	2
	B data before CLK $\uparrow$		MIN	1.8
	DIR before CLK $\uparrow$		MIN	1.7
	SEL before CLK $\uparrow$		MIN	1.8
t <sub>h</sub> Hold time	A data after CLK $\uparrow$		MIN	0.7
	B data after CLK $\uparrow$		MIN	0.6
	DIR after CLK $\uparrow$		MIN	0.5
	SEL after CLK $\uparrow$		MIN	0.8
t <sub>pd</sub>	CLK	A	MAX	5
		B		5.3
t <sub>en</sub>	$\overline{OE}$	A	MAX	5.7
		B		7.4
t <sub>dis</sub>	$\overline{OE}$	A	MAX	5.7
		B		6.4

UNIT f<sub>max</sub> : MHz other : ns

## 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

### Logic Diagram








TABLE 1. Truth Table for 16334					
Inputs	Outputs				
A	B	C	D	E	F
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	0	0
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

OUTPUTS		INPUTS	
A	B	CLK	OE
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

TABLE 3. Recommended Operating Conditions for 16334

PARAMETER	MAX or MIN	UNIT
V <sub>DD</sub>	MAX	V
V <sub>DD</sub>	MIN	V
V <sub>DD</sub>	MAX	V
V <sub>DD</sub>	MIN	V

80128137-00				
---	--	--	--	--

FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y <sub>0</sub> †

† Output level before the indicated steady-state input conditions were established


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	0.04	mA
I <sub>OH</sub>	MAX	-24	-24	-12	mA
I <sub>OL</sub>	MAX	24	24	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V	AVC 3V
f <sub>max</sub>			MIN	150	150	150
t <sub>w</sub> Pulse duration	LE low			3.3	3.3	3.3
	CLK high or low		MIN	3.3	3.3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	1.5	1.5	0.7
	Data before LE ↑ CLK high		MIN	1.3	1.3	0.9
	Data before LE ↑ CLK low		MIN	1.2	1.2	1
t <sub>h</sub> Hold time	Data after CLK ↑		MIN	0.9	0.9	0.7
	Data after LE ↑ CLK high		MIN	1.1	1.1	1.5
	Data after LE ↑ CLK low		MIN	1.1	1.1	1.3
t <sub>pd</sub>	A		MAX	3.3	3.3	2.5
	LE	Y		4.4	4.4	4
	CLK		MAX	4.1	4.1	3.1
t <sub>en</sub>	OE	Y		4.6	4.6	6.2
t <sub>dis</sub>	OE	Y	MAX	4.4	4.4	5.3

UNIT: f<sub>max</sub>: MHz; other: ns



## 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS



# FUNCTION TABLE

INPUTS		OUTPUT
$\overline{OE}$	A	Bn
L	H	H
L	L	L
H	H	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
$I_{CC}$	MAX	0.04	mA
$I_{OH}$	MAX	-24	mA
$I_{OL}$	MAX	24	mA



## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
$t_{PLH}$	A	B	MAX	4
$t_{PHL}$	A	B	MAX	4
$t_{PZH}$	$\overline{OE}$	B	MAX	5.1
$t_{PZL}$	$\overline{OE}$	B	MAX	5.1
$t_{PHZ}$	$\overline{OE}$	B	MAX	4
$t_{PLZ}$	$\overline{OE}$	B	MAX	4

UNIT: ns

# 16373

## 16-BIT TRANSPARENT LATCHES WITH 2-STATE OUTPUTS



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX
1. Setup time, $t_{SU}$		0		10
2. Hold time, $t_{HD}$		0		10
3. Propagation delay, $t_{PD}$		0		10
4. Output delay, $t_{OD}$		0		10
5. Setup time, $t_{SU}$		0		10
6. Hold time, $t_{HD}$		0		10
7. Propagation delay, $t_{PD}$		0		10
8. Output delay, $t_{OD}$		0		10

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	85	5	5	0.08	0.08	0.04	0.04	0.02	0.02	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-32	-24	-24	-8	-8	-24	-24	-24	-12	mA
I <sub>OL</sub>	MAX	64	64	64	24	24	8	8	24	24	24	12	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT
t <sub>w</sub> Pulse duration, LE high or low			MIN	3.3	3	1.5	4	1	5	6.5
t <sub>su</sub> Setup time	Data before LE ↓, data high		MIN	1.5	1	1.4	1.5	1	4	1.5
	Data before LE ↓, data low		MIN	1.5	1	0.9	1.5	1	4	1.5
t <sub>h</sub> Hold time	Data after LE ↓, data high		MIN	1	1	0.9	2.4	5	1	3.5
	Data after LE ↓, data low		MIN	1	1	1.4	2.4	5	1	3.5
t <sub>PLH</sub>	0	Q	MAX	6.3	3.8	3.1	9.7	11.1	10.5	10.5
t <sub>PHL</sub>				6.2	3.6	3.3	10.1	12.3	10.5	10.5
t <sub>PLH</sub>	LE	Q	MAX	6.7	4.3	3.3	11.9	12.8	10.5	10.5
t <sub>PHL</sub>				6.1	4	3.5	10.9	12.2	10.5	10.5
t <sub>PZH</sub>	$\overline{OE}$	Q	MAX	6.1	4.3	4	10.8	12.1	11.5	11.5
t <sub>PZL</sub>				5.6	4.3	3.4	12.8	14.2	11.5	11.5
t <sub>PHZ</sub>	$\overline{OE}$	Q	MAX	8.1	5	4.9	8.8	10.7	11.5	12
t <sub>PLZ</sub>				6.5	4.7	4.5	8.1	9.4	11.5	12

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V
t <sub>w</sub> Pulse duration, LE high or low			MIN	3.3	3.3	3.3	1.8
t <sub>su</sub> Setup time	Data before LE ↓, data high		MIN	1.7	1.7	1.1	0.8
	Data before LE ↓, data low		MIN	1.7	1.7	1.1	0.8
t <sub>h</sub> Hold time	Data after LE ↓, data high		MIN	1.2	1.2	1.4	1
	Data after LE ↓, data low		MIN	1.2	1.2	1.4	1
t <sub>PLH</sub>	0	Q	MAX	4.2	4.2	3.6	2.8
t <sub>PHL</sub>				4.2	4.2	3.6	2.8
t <sub>PLH</sub>	LE	Q	MAX	4.6	4.6	3.9	3.2
t <sub>PHL</sub>				4.6	4.6	3.9	3.2
t <sub>PZH</sub>	$\overline{OE}$	Q	MAX	4.7	4.7	4.7	3.4
t <sub>PZL</sub>				4.7	4.7	4.7	3.4
t <sub>PHZ</sub>	$\overline{OE}$	Q	MAX	5.9	5.9	4.1	3.9
t <sub>PLZ</sub>				5.9	5.9	4.1	3.9

UNIT: ns

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

[illegible]

**FUNCTION TABLE**  
(each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	72	5	5	0.08	0.08	0.04	0.04	0.02	0.02	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-32	-24	-24	-8	-8	-24	-24	-24	-12	mA
I <sub>OL</sub>	MAX	64	64	64	24	24	8	8	24	24	24	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT
f <sub>max</sub>			MIN	150	160	250	100	65	110	110
t <sub>w</sub> Pulse duration	CLK high		MIN	3.3	3	1.5	5	7.5	5	6.5
	CLK low		MIN	3.3	3	1.5	5	4.5	5	6.5
t <sub>su</sub> Setup time	Data before CLK ↑, data high		MIN	1.1	1.8	1	5	4.5	3	2.5
	Data before CLK ↑, data low		MIN	1.1	1.8	1.5	5	4.5	3	2.5
t <sub>h</sub> Hold time	Data after CLK ↑, data high		MIN	1.3	0.8	0.5	0	6.5	2	2.5
	Data after CLK ↑, data low		MIN	1.3	0.8	1	0	6.5	2	2.5
t <sub>PLH</sub>	CLK	Q	MAX	6.2	4.5	3.2	10.8	12.4	11.5	11.5
t <sub>PHL</sub>	CLK	Q	MAX	5.9	4	3.2	10.6	12.2	11.5	11.5
t <sub>PZH</sub>	OE	Q	MAX	5.6	4.5	3.8	10.2	11.9	11.5	11.5
t <sub>PZL</sub>	OE	Q	MAX	5.3	4.4	3.3	12.1	13.4	11.5	11.5
t <sub>PHZ</sub>	OE	Q	MAX	8.2	5	4.6	8.2	10.4	11.5	12
t <sub>PLZ</sub>	OE	Q	MAX	6.6	4.6	4.2	7.9	9.8	11.5	12

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V
f <sub>max</sub>			MIN	150	150	150	200
t <sub>w</sub> Pulse duration	CLK high		MIN	3.3	3.3	3.3	2.5
	CLK low		MIN	3.3	3.3	3.3	2.5
t <sub>su</sub> Setup time	Data before CLK ↑, data high		MIN	1.9	1.9	1.9	1.4
	Data before CLK ↑, data low		MIN	1.9	1.9	1.9	1.4
t <sub>h</sub> Hold time	Data after CLK ↑, data high		MIN	1.9	1.1	0.5	1.1
	Data after CLK ↑, data low		MIN	1.9	1.1	0.5	1.1
t <sub>PLH</sub>	CLK	Q	MAX	4.5	4.5	4.2	3.3
t <sub>PHL</sub>	CLK	Q	MAX	4.5	4.5	4.2	3.3
t <sub>PZH</sub>	OE	Q	MAX	4.6	4.6	4.8	3.4
t <sub>PZL</sub>	OE	Q	MAX	4.6	4.6	4.8	3.4
t <sub>PHZ</sub>	OE	Q	MAX	5.5	5.5	4.3	3.9
t <sub>PLZ</sub>	OE	Q	MAX	5.5	5.5	4.3	3.9

UNIT f<sub>max</sub> : MHz other : ns



### Logic Diagram



# FUNCTION TABLE

L	X	B <sub>0</sub> <sup>†</sup>
---	---	-----------------------------

<sup>†</sup> Output level before the indicated steady-state input conditions were established

# DATA-FLOW CONTROL

L	L	↑	0	0	1	0	0	Not used
L	L	↑	0	0	1	0	1	Not used
L	L	↑	0	0	1	1	0	Not used
L	L	↑	0	0	1	1	1	Not used
L	L	↑	0	1	0	0	0	2A to 1A and 1B to 2B
L	L	↑	0	1	0	0	1	2A to 1A
L	L	↑	0	1	0	1	0	2B to 1B
L	L	↑	0	1	0	1	1	2A to 1A and 2B to 1B
L	L	↑	0	1	1	0	0	1A to 2A and 1B to 2B
L	L	↑	0	1	1	0	1	1A to 2A
L	L	↑	0	1	1	1	0	1B to 2B
L	L	↑	0	1	1	1	1	1A to 2A and 2B to 1B
L	L	↑	1	0	0	0	0	1A to 1B and 2B to 2A
L	L	↑	1	0	0	0	1	1A to 1B
L	L	↑	1	0	0	1	0	2A to 2B
L	L	↑	1	0	0	1	1	1A to 1B and 2A to 2B
L	L	↑	1	0	1	0	0	1B to 1A and 2A to 2B
L	L	↑	1	0	1	0	1	1B to 1A
L	L	↑	1	0	1	1	0	2B to 2A
L	L	↑	1	0	1	1	1	1B to 1A and 2B to 2A
L	L	↑	1	1	0	0	0	2B to 1A and 2A to 1B
L	L	↑	1	1	0	0	1	1B to 2A
L	L	↑	1	1	0	1	0	2B to 1A
L	L	↑	1	1	0	1	1	2B to 1A and 1B to 2A
L	L	↑	1	1	1	0	0	1A to 2B and 1B to 2A
L	L	↑	1	1	1	0	1	1A to 2B
L	L	↑	1	1	1	1	0	2A to 1B
L	L	↑	1	1	1	1	1	1A to 2B and 2A to 1B

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	ALVC HR 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-24	-12	mA
I <sub>OL</sub>	MAX	24	12	mA


# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V	ALVC HR 3V
f <sub>max</sub>			MIN	120	120
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3	3
t <sub>su</sub> Setup time	A or B data before CLK ↑		MIN	1.4	1.4
	SEL before CLK ↑		MIN	3.5	3.5
	SELEN before CLK ↑		MIN	1.8	1.8
	PRE before CLK ↑		MIN	0.7	0.7
t <sub>h</sub> Hold time	A or B data after CLK ↑		MIN	1	1
	SEL after CLK ↑		MIN	0	0
	SELEN after CLK ↑		MIN	0.8	0.8
			MIN	0.8	0.8
t <sub>pd</sub>	CLK	A or B	MAX	5.1	6.2
t <sub>en</sub>	CLK	A or B	MAX	5.7	6.8
t <sub>dis</sub>	PRE	A or B	MAX	5.7	6.1
				6.1	6.4

UNIT f<sub>max</sub> : MHz other : ns

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

Logic Diagram



**FUNCTION TABLE**  
**A-TO-B OUTPUT ENABLE**

INPUTS	OUTPUT
OEB OEBn	Bn
H H	Z
H L	Z
L H	Z
L L	Active

$t_{in} = 1, 2, 3, 4$

**A-TO-B OUTPUT ENABLE**  
(assuming OEB = L, OEBn = L) ‡

INPUTS										OUTPUTS			
CLKENAB	CE_SEL1	CE_SEL0	CLKAB	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	B3	B4		
X	X	X	H or L	H	L	L	L	A	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	
X	X	X	H or L	H	H	H	H	A	A	A	A	A <sub>0</sub>	
L	X	X	L	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	
L	L	H	†	L	L	L	L	A	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	
L	L	H	†	L	L	L	L	A <sub>0</sub>	A	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	
L	H	L	†	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A	A <sub>0</sub>	A <sub>0</sub>	
L	H	H	†	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A	A <sub>0</sub>	
H	X	X	†	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	

**B-TO-A STORAGE**  
(after point P)

INPUTS							P
CLKENB	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1 SEL0	
X	X	H	L	L	L	L	B1
X	X	L	H	L	L	L	B2
X	X	L	L	H	L	H	B3
X	X	L	L	L	H	H	B4
L	†	L	L	L	L	L	B1
						L	B2
						H	B3
						H	B4
L	L	L	L	L	L	L	B1†
						L	B2†
						H	B3†
						H	B4†

‡ Output level before the indicated steady-state input conditions were established

**B-TO-A STORAGE**  
(after point P)

INPUTS						OUTPUT
CLKENB	CLKBA	LEBA	OEA	B		A
X	X	X	H	X		Z
X	X	H	L	L		L
X	X	H	L	H		H
H	X	L	L	X		A <sub>0</sub> †
L	†	L	L	L		L
L	†	L	L	H		H
L	L	L	L	X		A <sub>0</sub> †

# **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ABTH	UNIT
I <sub>CC</sub>	MAX	32	mA
I <sub>QH</sub>	MAX	-32	mA
I <sub>QL</sub>	MAX	64	mA



# **SWITCHING CHARACTERISTICS**

PARAMETER		MAX or MIN	ABTH
f <sub>max</sub>		MIN	160
t <sub>w</sub> Pulse duration	CLKAB high or low	MIN	3.8
	CLKBA high or low	MIN	4.5
	LEAB1, 2, 3 or 4 high	MIN	2.2
	LEBA high	MIN	2.1
	LEB1, 2, 3 or 4 high	MIN	2.4
t <sub>su</sub> Setup time	Before CLKAB ↑	A bus	MIN 2.5
		CE_SEL0/1	MIN 3.2
		CLKENAB	MIN 3.2
	Before LEAB1, 2, 3, or 4 ↓ A bus	A bus	MIN 3.6
		B bus	MIN 3.8
		CLKENB	MIN 2.3
	Before CLKBA ↑	CLKENBA	MIN 2.5
		LEB1, 2, 3 or 4	MIN 4.3
		SEL0/1	MIN 4.5
	Before LEB1, 2, 3, or 4 ↓ B bus	B bus	MIN 3.2
		B bus	MIN 4
		SEL0/1	MIN 4.4
t <sub>h</sub> Hold time	after CLKAB ↑	A bus	MIN 0.5
		CE_SEL0/1	MIN 1.1
		CLKENAB	MIN 0.5
	after LEAB1, 2, 3, or 4 ↓ A bus	A bus	MIN 1.2
		B bus	MIN 1.3
		CLKENB	MIN 1
	after CLKBA ↑	CLKENBA	MIN 1
		SEL0/1	MIN 0
		B bus	MIN 1.5
	after LEB1, 2, 3, or 4 ↓ B bus	B bus	MIN 0.4
		SEL0/1	MIN 0.1

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
t <sub>PLH</sub>	B	A	MAX	6.5
t <sub>PHL</sub>				6.5
t <sub>PZH</sub>	OEA	A	MAX	5.6
t <sub>PZL</sub>				5.2
t <sub>PHZ</sub>	OEA	A	MAX	5.9
t <sub>PLZ</sub>				6.5
t <sub>PLH</sub>	A	B	MAX	5.7
t <sub>PHL</sub>				5.7
t <sub>PZH</sub>	OEB	B	MAX	6.4
t <sub>PZL</sub>				6.3
t <sub>PHZ</sub>	OEB	B	MAX	7
t <sub>PLZ</sub>				6.1
t <sub>PZH</sub>	OEB1, 2, 3, 4	B	MAX	5.8
t <sub>PZL</sub>				5.6
t <sub>PHZ</sub>	OEB1, 2, 3, 4	B	MAX	6.1
t <sub>PLZ</sub>				5.3
t <sub>PLH</sub>	CLKBA	A	MAX	7.4
t <sub>PHL</sub>				7.7
t <sub>PLH</sub>	CLKAB	B	MAX	6.2
t <sub>PHL</sub>				5.9
t <sub>PLH</sub>	LEBA	A	MAX	5.6
t <sub>PHL</sub>				5.3
t <sub>PLH</sub>	LEAB1, 2, 3, 4	B	MAX	5.8
t <sub>PHL</sub>				5.6
t <sub>PLH</sub>	LEBA1, 2, 3, 4	A	MAX	7.2
t <sub>PHL</sub>				6.8
t <sub>PLH</sub>	SEL	A	MAX	7.5
t <sub>PHL</sub>				6.9

UNIT f<sub>max</sub> : MHz other : ns

## Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	L	L	X	B <sub>0</sub> †
L	†	L	L	L
L	†	L	H	H

† A-to-B data flow is shown; B-to-A flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	UNIT
ICC	MAX	35	0.08	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
f <sub>max</sub>			MIN	150	55
t <sub>w</sub> Pulse duration, CLKAB or CLKBA high			MIN	3.3	4
t <sub>w</sub> Pulse duration, CLKAB or CLKBA low				3.3	8.5
t <sub>su</sub> Setup time, data before CLKAB ↑ or CLKBA ↑			MIN	4	6
t <sub>h</sub> Hold time, data after CLKAB ↑ or CLKBA ↑			MIN	1	1
TP <sub>LH</sub>	CLK	A or B	MAX	4.9	11.8
TP <sub>HL</sub>				4.9	11.7
TP <sub>ZH</sub>	OE	A or B	MAX	4.9	11.9
TP <sub>ZL</sub>				6.8	13.4
TP <sub>HZ</sub>	OE	A or B	MAX	5.5	9.9
TP <sub>LZ</sub>				5.3	9.5
TP <sub>ZH</sub>	CLKEN	A or B	MAX	5.7	12.5
TP <sub>ZL</sub>				7.2	14.3
TP <sub>HZ</sub>	CLKEN	A or B	MAX	5.8	11.2
TP <sub>LZ</sub>				5.4	10.9

UNIT f<sub>max</sub> : MHz other : ns

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

The timing diagram illustrates the relationship between several input signals and two 1D C1 CLK blocks. The signals shown are OEAB (pin 1), CLKAB (pin 55), LEAB (pin 2), LEBA (pin 28), CLKBA (pin 30), OEBA (pin 27), A1 (pin 3), and B1 (pin 54). Two 1D C1 CLK blocks are present, each with inputs 1D, C1, and CLK. The diagram shows how these signals are connected to the blocks and how they relate to the clock signal. A bracket at the bottom indicates connections "To 17 Other Channels".

FUNCTION TABLE

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	-	L	L
H	L	-	H	H
H	L	H	X	B <sub>0</sub> †
H	L	L	X	B <sub>0</sub> ‡

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	36	5	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	mA
I <sub>OL</sub>	MAX	64	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVCH 3V
f <sub>max</sub>			MIN	150	150	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	2.5	3.3	3.3
	CLKAB or CLKBA high or low			3	3.3	3.3
t <sub>su</sub> Setup time	A before CLKAB ↓		MIN	3	2.9	1.3
	B before CLKBA ↓			3	2.9	1.3
	A before LEAB ↓ or LEBA ↓ CLK high			1	1.4	1
	A before LEAB ↓ or LEBA ↓ CLK low			2.5	2.9	1.4
t <sub>h</sub> Hold time	A after CLKAB ↓ or B after CLKBA ↓		MIN	0	0.4	1.3
	A after LEAB ↓ or B after LEBA ↓ high			2	1.6	1.5
	A after LEAB ↓ or B after LEBA ↓ low			2	1.6	1.2
TP <sub>LH</sub>	A or B	B or A	MAX	4	3.7	3.9
TP <sub>HL</sub>				4.9	3.7	3.9
TP <sub>ZH</sub>	LEAB or LEBA	B or A	MAX	5	5.1	4.7
TP <sub>ZL</sub>				5	5.1	4.7
TP <sub>HZ</sub>	CLKAB or CLKBA	B or A	MAX	5.3	5	5.5
TP <sub>LZ</sub>				5.3	5	5.5
TP <sub>ZH</sub>	OEAB	B	MAX	5.1	4.8	4.6
TP <sub>ZL</sub>				5.4	4.8	4.6
TP <sub>HZ</sub>	OEAB	B	MAX	6.5	5.8	5
TP <sub>LZ</sub>				5.4	5.8	5
TP <sub>ZH</sub>	OEBA	A	MAX	5.1	4.8	5.2
TP <sub>ZL</sub>				5.4	4.8	5.2
TP <sub>HZ</sub>	OEBA	A	MAX	6.5	5.8	4.3
TP <sub>LZ</sub>				5.4	5.8	4.3

UNIT f<sub>max</sub> : MHz other : ns



# Logic Diagram



# FUNCTION TABLE

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	76	5	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	mA
I <sub>OL</sub>	MAX	64	64	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVCH 3V
f <sub>max</sub>			MIN	105	150	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	3.3	3.3	3.3
	CLKAB or CLKBA high or low		MIN	4.7	3.3	3.3
t <sub>su</sub> Setup time	A before CLKAB ↑		MIN	3.5	2.1	1.7
	B before CLKBA ↑		MIN	3.5	2.1	1.7
	A before LEAB ↓ or LEBA ↓ CLK high		MIN	4	2.4	1.5
	A before LEAB ↓ or LEBA ↓ CLK low		MIN	1.5	1.4	1
t <sub>h</sub> Hold time	A after CLKAB ↑ or B after CLKBA ↑		MIN	1	1	0.7
	A after LEAB ↓ or B after LEBA ↓		MIN	2.5	1.7	1.4
TP <sub>LH</sub>	A or B	B or A	MAX	3.7	3.7	3.9
TP <sub>HL</sub>				4	3.7	3.9
TP <sub>ZH</sub>	LEAB or LEBA	B or A	MAX	5.1	5.1	4.6
TP <sub>ZL</sub>				4.4	5.1	4.6
TP <sub>HZ</sub>	CLKAB or CLKBA	B or A	MAX	5	5.1	4.9
TP <sub>LZ</sub>				4.4	5.1	4.9
TP <sub>ZH</sub>	OEAB	B	MAX	4.7	4.8	4.6
TP <sub>ZL</sub>				6.5	4.8	4.6
TP <sub>HZ</sub>	OEAB	B	MAX	5.8	5.8	5
TP <sub>LZ</sub>				4.9	5.8	5
TP <sub>ZH</sub>	OEBA	A	MAX	4.7	4.8	5
TP <sub>ZL</sub>				6.5	4.8	5
TP <sub>HZ</sub>	OEBA	A	MAX	5.8	5.8	4.2
TP <sub>LZ</sub>				4.9	5.8	4.2

UNIT f<sub>max</sub> : MHz other : ns

16524

# 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

Logic Diagram



# FUNCTION TABLE

B-TO-A STORAGE (OEBA = L)

INPUTS				OUTPUT
CLKENBA	CLK	SEL	B	A
H	X	X	X	A <sub>0</sub> †
L	↑	H	L	L
L	↑	H	H	H
L	↑	L	L	L‡
L	↑	L	H	H‡

† Output level before the indicated steady-state input conditions were established.

‡ Four positive CLK edges are needed to propagate data from B to A when SEL is low.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3
t <sub>su</sub> Setup time	B data before CLK ↑		MIN	1.1
	SEL before CLK ↑		MIN	2.1
	CLKENBA before CLK ↑		MIN	2
t <sub>h</sub> Hold time	B data after CLK ↑		MIN	1.2
	SEL after CLK ↑		MIN	0.8
	CLKENBA after CLK ↑		MIN	0.3
t <sub>pd</sub>	A	B	MAX	3.2
	CLK	A		5.2
t <sub>en</sub>	OEAB <sup>†</sup> or OEBA <sup>†</sup>	A or B	MAX	5.1
t <sub>dis</sub>	OEAB <sup>†</sup> or OEBA <sup>†</sup>	A or B		4.9

UNIT f<sub>max</sub>: MHz other: ns




## 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

FUNCTION TABLE (continued)

INPUTS	OUTPUT
A	B
10A	10B
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18

Notes: 1. When the output is in the high-impedance state, the output voltage is not specified. 2. When the output is in the high-impedance state, the output current is not specified. 3. When the output is in the high-impedance state, the output voltage is not specified. 4. When the output is in the high-impedance state, the output current is not specified.

Logic Diagram



† Output level before the indicated steady-state input conditions were established

# B-TO-A STORAGE (OEBA = L)

INPUTS					OUTPUT
CLKEN <sub>A</sub>	CLK2BA	CLK1BA	SEL	B	A
H	X	X	X	X	A <sub>0</sub> †
L	+	X	H	L	L
L	+	X	H	H	H
L	+	+	L	L	L†
L	+	+	L	H	H†

† Output level before the indicated steady-state input conditions were established

† Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
ICC	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3
t <sub>su</sub> Setup time	A data before CLKAB ↑		MIN	1.3
	B data before CLK2BA ↑		MIN	1.7
	B data before CLK1BA ↑		MIN	1.1
	SEL before CLK2BA ↑		MIN	3.3
	CLKENAB before CLKAB ↑		MIN	1.6
	CLKENBA before CLK1BA ↑		MIN	2.1
t <sub>h</sub> Hold time	CLKENBA before CLK2BA ↑		MIN	2.2
	A data after CLKAB ↑		MIN	0.9
	B data after CLK2BA ↑		MIN	0.6
	B data after CLK1BA ↑		MIN	1
	SEL after CLK2BA ↑		MIN	0.1
	CLKENAB after CLKAB ↑		MIN	0.3
t <sub>pd</sub>	CLKENBA after CLK1BA ↑		MIN	0.1
	CLKENBA after CLK2BA ↑		MIN	0
	CLKAB or CLK2BA	A or B		4.2
	OEAB or OEBA	A or B	MAX	5.1
t <sub>ds</sub>	OEAB or OEBA	A or B		4.9

UNIT f<sub>max</sub> : MHz other : ns

PARAMETER	UNIT	TEST CONDITIONS	MIN	MAX
t <sub>su</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	1.3	1.7
t <sub>h</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	0.9	1
t <sub>pd</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	4.2	5.1
t <sub>ds</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	4.9	5.1

margin(0 sign)



## FUNCTION TABLE

INPUTS	OUTPUT
Y	A
X	Y
L	H
H	L

## RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ALVCH 3V	UNIT
ICC	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	UNIT	TEST CONDITIONS	MIN	MAX
t <sub>su</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	1.3	1.7
t <sub>h</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	0.9	1
t <sub>pd</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	4.2	5.1
t <sub>ds</sub>	ns	CLKAB = 1, CLK2BA = 1, SEL = 1, CLKENAB = 1, CLKENBA = 1	4.9	5.1

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ACT	AHC	AHCT	LVCH 3V	UNIT
I <sub>CC</sub>	MAX	34	0.08	0.04	0.04	0.02	mA
I <sub>OH</sub>	MAX	-32	-24	-8	-8	-24	mA
I <sub>OL</sub>	MAX	64	24	8	8	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	AHC	AHCT	LVCH 3V
t <sub>PLH</sub>	A	Y	MAX	4.1	7.5	8.5	10.5	3.7
				4.3	9.5	8.5	10.5	3.7
t <sub>PHL</sub>	A	Y	MAX	5.1	8.9	10.5	13	4.8
t <sub>PZL</sub>				5.9	10.5	10.5	13	4.8
t <sub>PHZ</sub>	OE	Y	MAX	5.7	11.9	10.5	13	5.9
				4.7	11.1	10.5	13	5.9

UNIT: ns

Logic Diagram

FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	ACT	AHC	AHCT	LVCH 3V	UNIT
I <sub>CC</sub>	MAX	34	5	0.08	0.04	0.04	0.02	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-8	-8	-24	mA
I <sub>OL</sub>	MAX	64	64	24	8	8	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ACT	AHC	AHCT	LVCH 3V
T <sub>PLH</sub>	A	Y	MAX	3.4	3.5	9	8.5	10.5	4.2
T <sub>PHL</sub>				4.2	3.5	9.2	8.5	10.5	4.2
T <sub>PZH</sub>	$\overline{OE}$	Y	MAX	5.2	4.6	9.7	10.5	13	5.6
T <sub>PZL</sub>				6	4.6	11	10.5	13	5.6
T <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	5.4	5.9	11.3	10.5	13	6.8
T <sub>PLZ</sub>				4.3	5.4	10.7	10.5	13	6.8

UNIT: ns





FUNCTION TABLE  
(each 8-bit section)

INPUTS				OUTPUT B
OEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B0†
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown: B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	35	5	0.08	0.08	0.04	0.02	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-24	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVC 3V	LVCH 3V	ALVCH 3V
t <sub>w</sub> Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low			MIN	4	3.3	4	7.5	4	3.3	3.3
t <sub>su</sub> Setup time	Data before $\overline{\text{LEAB}}$ ↑ or $\overline{\text{LEBA}}$ ↑, high		MIN	1.5	0.5	1	2.5	2	1.1	1.2
	Data before $\overline{\text{LEAB}}$ ↑ or $\overline{\text{LEBA}}$ ↑, low		MIN	3.5	0.8	1	2.5	2	1.1	1.2
	Data before $\overline{\text{CEAB}}$ ↑ or $\overline{\text{CEBA}}$ ↑, high		MIN	-	0	-	-	2	1.1	1.2
	Data before $\overline{\text{CEAB}}$ ↑ or $\overline{\text{CEBA}}$ ↑, low		MIN	-	0.6	-	-	2	1.1	1.2
t <sub>h</sub> Hold time	Data after $\overline{\text{LEAB}}$ ↑ or $\overline{\text{LEBA}}$ ↑, high		MIN	1.5	1.5	3	4	2	1.9	1.3
	Data after $\overline{\text{LEAB}}$ ↑ or $\overline{\text{LEBA}}$ ↑, low		MIN	2	1.2	3	4	2	1.9	1.3
	Data after $\overline{\text{CEAB}}$ ↑ or $\overline{\text{CEBA}}$ ↑, high		MIN	-	1.7	-	-	2	1.9	1.3
	Data after $\overline{\text{CEAB}}$ ↑ or $\overline{\text{CEBA}}$ ↑, low		MIN	-	1.6	-	-	2	1.9	1.3
t <sub>PLH</sub>	A or B	B or A	MAX	3.8	3.2	8.8	10.5	8	5.4	4.3
t <sub>PHL</sub>				5.1	3.2	9.2	11.6	8	5.4	4.3
t <sub>PLH</sub>	$\overline{\text{LE}}$	A or B	MAX	5.2	3.9	11.5	13.8	9	6.1	5
t <sub>PHL</sub>				5.6	3.9	10.9	13.5	9	6.1	5
t <sub>PZH</sub>	$\overline{\text{OE}}$	A or B	MAX	5.2	4.3	9.6	11.4	8.5	6.3	5.3
t <sub>PZL</sub>				7	4.3	11.3	13.2	8.5	6.3	5.3
t <sub>PHZ</sub>	$\overline{\text{OE}}$	A or B	MAX	5.7	4.7	8.9	11.1	8.5	6.3	4.6
t <sub>PLZ</sub>				4.6	4.4	8.4	9.6	8.5	6.3	4.6
t <sub>PZH</sub>	$\overline{\text{CE}}$	A or B	MAX	6.2	4.5	9.8	11.7	9	6.6	5.6
t <sub>PZL</sub>				7.8	4.5	11.5	13.5	9	6.6	5.6
t <sub>PHZ</sub>	$\overline{\text{CE}}$	A or B	MAX	6.6	4.9	9.3	11.6	9	6.6	5.1
t <sub>PLZ</sub>				5.4	4.7	8.8	10.5	9	6.6	5.1

UNIT: ns

## 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

RUTS	STUDY	WHYTS		
		A	BAS	BAR
1	X	X	X	H
2	X	X	X	X
3	X	X	H	X
4	X	X	X	X
5	X	X	X	X
6	X	X	X	X
7	X	X	X	X
8	X	X	X	X
9	X	X	X	X
10	X	X	X	X
11	X	X	X	X
12	X	X	X	X
13	X	X	X	X
14	X	X	X	X
15	X	X	X	X
16	X	X	X	X
17	X	X	X	X
18	X	X	X	X
19	X	X	X	X
20	X	X	X	X
21	X	X	X	X
22	X	X	X	X
23	X	X	X	X
24	X	X	X	X
25	X	X	X	X
26	X	X	X	X
27	X	X	X	X
28	X	X	X	X
29	X	X	X	X
30	X	X	X	X
31	X	X	X	X
32	X	X	X	X
33	X	X	X	X
34	X	X	X	X
35	X	X	X	X
36	X	X	X	X
37	X	X	X	X
38	X	X	X	X
39	X	X	X	X
40	X	X	X	X
41	X	X	X	X
42	X	X	X	X
43	X	X	X	X
44	X	X	X	X
45	X	X	X	X
46	X	X	X	X
47	X	X	X	X
48	X	X	X	X
49	X	X	X	X
50	X	X	X	X
51	X	X	X	X
52	X	X	X	X
53	X	X	X	X
54	X	X	X	X
55	X	X	X	X
56	X	X	X	X
57	X	X	X	X
58	X	X	X	X
59	X	X	X	X
60	X	X	X	X
61	X	X	X	X
62	X	X	X	X
63	X	X	X	X
64	X	X	X	X
65	X	X	X	X
66	X	X	X	X
67	X	X	X	X
68	X	X	X	X
69	X	X	X	X
70	X	X	X	X
71	X	X	X	X
72	X	X	X	X
73	X	X	X	X
74	X	X	X	X
75	X	X	X	X
76	X	X	X	X
77	X	X	X	X
78	X	X	X	X
79	X	X	X	X
80	X	X	X	X
81	X	X	X	X
82	X	X	X	X
83	X	X	X	X
84	X	X	X	X
85	X	X	X	X
86	X	X	X	X
87	X	X	X	X
88	X	X	X	X
89	X	X	X	X
90	X	X	X	X
91	X	X	X	X
92	X	X	X	X
93	X	X	X	X
94	X	X	X	X
95	X	X	X	X
96	X	X	X	X
97	X	X	X	X
98	X	X	X	X
99	X	X	X	X
100	X	X	X	X

[illegible]

FUNCTION TABLE

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	X	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> †
H	L	L	X	X	B <sub>0</sub> †
L	L	L	-	L	L
L	L	L	-	H	H
L	L	L	H	X	B <sub>0</sub> †
L	L	L	L	X	B <sub>0</sub> ‡

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	36	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	2.5	3.3
	CLKAB or CLKBA high or low		MIN	3	3.3
t <sub>su</sub> Setup time	A before CLKAB ↓ or B before CLKBA ↓		MIN	3	-
	Data before CLK ↑			-	1.2
	A before LEAB ↓ or B before LEBA ↓, CLK high		MIN	2.5	1.1
	A before LEAB ↓ or B before LEBA ↓, CLK low		MIN	2.5	1.5
	CLKEN after CLK ↓			2.5	-
	CLKEN after CLK ↑		MIN	2.5	0.8
t <sub>h</sub> Hold time	A after CLKAB ↓ or B after CLKBA ↓		MIN	0	-
	Data after CLK ↑			-	1.5
	A after LEAB ↓ or B after LEBA ↓, CLK high		MIN	2	1.6
	A after LEAB ↓ or B after LEBA ↓, CLK low		MIN	2	1.3
	CLKEN after CLK ↓			1	-
	CLKEN after CLK ↑		MIN	-	1.4
t <sub>PLH</sub>	A or B	B or A	MAX	4	4
t <sub>PHL</sub>				4.9	4
t <sub>PLH</sub>	LEAB or LEBA	B or A	MAX	5	4.8
t <sub>PHL</sub>				5	4.8
t <sub>PLH</sub>	CLKAB or CLKBA	B or A	MAX	5.3	5.7
t <sub>PHL</sub>				5	5.7
t <sub>PZH</sub>	OEAB	B	MAX	5.1	5.2
t <sub>PZL</sub>				5.4	5.2
t <sub>PHZ</sub>	OEAB	B	MAX	6.2	4.4
t <sub>PLZ</sub>				5.4	4.4
t <sub>PZH</sub>	OEBA	A	MAX	5.1	5.2
t <sub>PZL</sub>				5.4	5.2
t <sub>PHZ</sub>	OEBA	A	MAX	6.2	4.4
t <sub>PLZ</sub>				5.4	4.4

UNIT f<sub>max</sub> : MHz other : ns



L	L	L	H	H
L	L	L	X	B <sub>0</sub> †
L	L	L	H	B <sub>0</sub> §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	ALVCHR 3V	UNIT
I <sub>CC</sub>	MAX	36	5	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-12	mA
I <sub>OL</sub>	MAX	64	64	24	12	mA



#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	ALVCHR 3V
f <sub>max</sub>			MIN	150	150	150	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	2.5	1.8	3.3	3.3
	CLKAB or CLKBA high or low		MIN	3	2.3	3.3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑ high		MIN	4	2.4	2.1	2.1
	Data before CLK ↑ low		MIN	4	3.8	2.1	2.1
	A before LEAB ↓ or B before LEBA ↓, CLK high		MIN	2.5	1	1.6	1.6
	A before LEAB ↓ or B before LEBA ↓, CLK low		MIN	1	0.6	1.1	1.1
	CLKEN before ↑ high		MIN	2.5	1.4	1.7	1.7
t <sub>h</sub> Hold time	CLKEN before ↑ low		MIN	2.5	1.9	1.7	1.7
	Data after CLK ↑ high		MIN	0	0.5	0.8	0.8
	Data after CLK ↑ low		MIN	0	0.5	0.8	0.8
	A after LEAB ↓ or B after LEBA ↓, CLK high		MIN	2	2	1.4	1.4
	A after LEAB ↓ or B after LEBA ↓, CLK low		MIN	2	2.3	1.7	1.7
	CLKEN after ↑ high		MIN	0	0.6	0.6	0.6
	CLKEN after ↑ low		MIN	0	0.5	0.6	0.6
t <sub>PLH</sub>	A or B	B or A	MAX	4	3.9	4.1	4.4
t <sub>PHL</sub>				4.9	3.9	4.1	4.4
t <sub>PLH</sub>	LEAB or LEBA	B or A	MAX	5	4.6	4.7	5.1
t <sub>PHL</sub>				5.2	4.6	4.7	5.1
t <sub>PLH</sub>	CLKAB or CLKBA	B or A	MAX	4.7	4.5	5	5.4
t <sub>PHL</sub>				4.6	4.6	5	5.4
t <sub>PZH</sub>	OEAB	B	MAX	5.5	4.2	5.2	5.6
t <sub>PZL</sub>				5.8	4.4	5.2	5.6
t <sub>PHZ</sub>	OEAB	B	MAX	6.2	5.3	4.4	4.7
t <sub>PLZ</sub>				5.4	4.6	4.4	4.7
t <sub>PZH</sub>	OEBA	A	MAX	5.5	4.2	5.2	5.6
t <sub>PZL</sub>				5.8	4.4	5.2	5.6
t <sub>PHZ</sub>	OEBA	A	MAX	6.2	5.3	4.4	4.7
t <sub>PLZ</sub>				5.4	4.6	4.4	4.7

UNIT f<sub>max</sub> : MHz other : ns

## 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE				
OUTPUT	INPUT	ENABLE	DISABLE	OUTPUT
0	0	0	0	0
1	1	0	0	1
0	1	1	0	0
1	0	1	0	1
0	0	1	1	0
1	1	1	1	1
0	0	0	1	0
1	1	0	1	1

PARAMETER	UNIT	MIN	TYP	MAX	TEST CONDITIONS
Input	V <sub>IL</sub>	0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 0°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 55°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = -55°C
Output	V <sub>OH</sub>	2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 25°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 0°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 55°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = -55°C
Input	V <sub>IL</sub>	0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 0°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 55°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = -55°C
Output	V <sub>OH</sub>	2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 25°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 0°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 55°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = -55°C
Input	V <sub>IL</sub>	0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 0°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = 55°C
		0	0.8	1.5	V <sub>CC</sub> = 5V, T <sub>A</sub> = -55°C
Output	V <sub>OH</sub>	2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 25°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 0°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = 55°C
		2.0	2.4	2.8	V <sub>CC</sub> = 5V, I <sub>OL</sub> = 0mA, T <sub>A</sub> = -55°C

FUNCTION TABLE		
INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to A bus
L	H	B data to A bus, A data to B bus
H	L	Isolation
H	H	A data to B bus

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AC	ACT	UNIT
I <sub>CC</sub>	MAX	0.08	0.08	mA
I <sub>OH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AC	ACT
t <sub>PLH</sub>	A	B	MAX	6.8	8.5
t <sub>PHL</sub>				8.2	10.5
t <sub>PLH</sub>	B	A	MAX	6.8	8.5
t <sub>PHL</sub>				8.2	10.5
t <sub>PZH</sub>	OEBA	A	MAX	7.9	9.1
t <sub>PZL</sub>				9.4	10.9
t <sub>PHZ</sub>	OEBA	A	MAX	9.2	11.9
t <sub>PLZ</sub>				8.3	10.6
t <sub>PZH</sub>	OEAB	B	MAX	7.3	8.9
t <sub>PZL</sub>				9.1	10.5
t <sub>PHZ</sub>	OEAB	B	MAX	9	10.8
t <sub>PLZ</sub>				8	9.6

UNIT: ns

#### Logic Diagram



FUNCTION TABLE  
(inputs in bold)

INPUTS	OUTPUT
OEBA	OEAB
<b>L</b>	<b>L</b>
<b>L</b>	<b>H</b>
<b>H</b>	<b>L</b>
<b>H</b>	<b>H</b>

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AC	ACT	UNIT
I <sub>CC</sub>	MAX	0.08	0.08	mA
I <sub>OH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	mA

#### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AC	ACT
t <sub>PLH</sub>	A	B	MAX	6.8	8.5
t <sub>PHL</sub>				8.2	10.5
t <sub>PLH</sub>	B	A	MAX	6.8	8.5
t <sub>PHL</sub>				8.2	10.5
t <sub>PZH</sub>	OEBA	A	MAX	7.9	9.1
t <sub>PZL</sub>				9.4	10.9
t <sub>PHZ</sub>	OEBA	A	MAX	9.2	11.9
t <sub>PLZ</sub>				8.3	10.6
t <sub>PZH</sub>	OEAB	B	MAX	7.3	8.9
t <sub>PZL</sub>				9.1	10.5
t <sub>PHZ</sub>	OEAB	B	MAX	9	10.8
t <sub>PLZ</sub>				8	9.6

UNIT: ns



## 16 BIT BUS TRANSCEIVER WITH 2 CHANNELS

## Logic Diagram



FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to A bus
L	H	B data to A bus, A data to B bus
H	L	Isolation
H	H	A data to B bus

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ACT	UNIT
ICC	MAX	35	0.08	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
t <sub>PLH</sub>	A or B	B or A	MAX	3.6	7.7
				4.3	8.6
t <sub>PHL</sub>	OEBA	A	MAX	4.9	9.5
				6	11.1
t <sub>PHZ</sub>	OEBA	A	MAX	6	12
				5.4	10.7
t <sub>PLZ</sub>	OEAB	B	MAX	4.9	9.3
				6	10.6
t <sub>PLZ</sub>	OEAB	B	MAX	6	10.4
				5.4	9.5

UNIT: ns

Logic Diagram

FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	AC	ACT	UNIT
I <sub>CC</sub>	MAX	32	0.08	0.08	mA
I <sub>OH</sub>	MAX	-32	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC	ACT
t <sub>PLH</sub>	A or B	B or A	MAX	4.3	7.3	9.1
t <sub>PHL</sub>				3.9	6.6	10.5
t <sub>PZH</sub>	OE	A or B	MAX	5.5	8	9.8
t <sub>PZL</sub>				6.3	9.9	11.5
t <sub>PHZ</sub>	OE	A or B	MAX	6.3	9.9	12.5
t <sub>PLZ</sub>				4.2	9	11

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS					DATA I/O		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8 B1 THRU B8	
X	X	*	X	X	X	Input Unspecified †	Store A, B unspecified †
X	X	X	*	X	X	Input	Store B, A unspecified †
H	X	*	*	X	X	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Stored B data to A bus
L	H	X	X	L	X	Input	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V	ALVCH 3V	AVC	UNIT
ICC	MAX	32	5	0.08	0.08	0.02	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-24	-24	-24	-12	mA
I <sub>OL</sub>	MAX	64	64	24	24	24	24	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V	ALVCH 3V	AVC
f <sub>max</sub>			MIN	125	150	75	90	150	150	350
t <sub>w</sub> Pulse duration	CLKAB or CLKBA high or low		MIN	4.3	3.3	6.5	5.5	3.3	3.3	1.4
t <sub>su</sub> Setup time	A or B before CLKAB † or CLKBA †, data high		MIN	3	1.2	5	4	2.9	1.4	0.8
	A or B before CLKAB † or CLKBA †, data low		MIN	3	2	5	6	2.9	1.4	0.8
t <sub>h</sub> Hold time	A or B after CLKAB † or CLKBA †, data high		MIN	0	0.5	1	1.5	0.3	0.7	0.6
	A or B after CLKAB † or CLKBA †, data low		MIN	0	0.5	1	1.5	0.3	0.7	0.6
TP <sub>LH</sub>	CLKAB or CLKBA	B or A	MAX	4.9	4.2	12.1	12.2	6.7	4.5	3.3
TP <sub>HL</sub>				4.7	4.2	11.9	12.3	6.7	4.5	3.3
TP <sub>LH</sub>	A or B	B or A	MAX	3.9	3.4	9.5	10.6	5.7	3.9	2.6
TP <sub>HL</sub>				4.6	3.4	9.7	11.4	5.7	3.9	2.6
TP <sub>LH</sub>	SAB or SBA	B or A	MAX	5	4.5	12.5	15.6	7.7	5.3	4
TP <sub>HL</sub>				5	4.5	13.1	16.7	7.7	5.3	4
TP <sub>ZH</sub>	OE	A or B	MAX	5.5	4.3	10.5	11.9	6.9	5.1	4
TP <sub>ZL</sub>				5.7	4.3	12.2	13.5	6.9	5.1	4
TP <sub>HZ</sub>	OE	A or B	MAX	5.4	5.6	8.9	10.2	6.9	4.7	4.2
TP <sub>LZ</sub>				4.5	5.4	8.6	9.9	6.9	4.7	4.2
TP <sub>ZH</sub>	DIR	A or B	MAX	5.4	4.4	10.9	15.2	7.2	5.1	4.3
TP <sub>ZL</sub>				5.6	4.4	12.2	13.1	7.2	5.1	4.3
TP <sub>HZ</sub>	DIR	A or B	MAX	6.7	5.7	9.4	10.8	7	5.3	4.3
TP <sub>LZ</sub>				5.9	5.2	8.8	10.4	7	5.3	4.3

UNIT f<sub>max</sub> : MHz other : ns



# Logic Diagram



FUNCTION TABLE

INPUTS						DATA I/O †		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
L	H	L	L	X	X	Input	Input	Isolation
L	H	-	-	X	X	Input	Input	Store A and B data
X	H	-	L	X	X	Input	Unspecified‡	Store A, hold B
H	H	-	-	X‡	X	Input	Output	Store A in both registers
L	X	L	-	X	X	Unspecified‡	Input	Hold A, store B
L	L	-	-	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	L	X	H	Output	Input	Store B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	L	X	H	X	Input	Output	Store A data to B bus
H	L	L	L	H	H	Output	Output	Store A data to B bus and Store B data to A bus

† The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ACT	UNIT
I <sub>CC</sub>	MAX	0.08	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ACT
f <sub>max</sub>			MIN	90
t <sub>w</sub> Pulse duration	CLKAB or CLKBA high or low		MIN	5.5
t <sub>su</sub> Setup time	A before CLKAB ↑ or B before CLKBA ↑		MIN	5.3
t <sub>h</sub> Hold time	A after CLKAB ↑ or B after CLKBA ↑		MIN	1
t <sub>PLH</sub>	A or B	B or A	MAX	11.3
t <sub>PHL</sub>				11.9
t <sub>PLH</sub>	CLKAB or CLKBA	A or B	MAX	13.7
t <sub>PHL</sub>				13.6
t <sub>PLH</sub>	SAB or SBA	A or B	MAX	17.3
t <sub>PHL</sub>				17.8
t <sub>PZH</sub>	OEBA	A	MAX	12.3
t <sub>PZL</sub>				13.9
t <sub>PHZ</sub>	OEBA	A	MAX	10.6
t <sub>PLZ</sub>				10.8
t <sub>PZH</sub>	OEAB	B	MAX	11.9
t <sub>PZL</sub>				13.5
t <sub>PHZ</sub>	OEAB	B	MAX	11.4
t <sub>PLZ</sub>				11.6


UNIT f<sub>max</sub> : MHz other : ns

## 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

**FUNCTION TABLE**

DATA IN		DATA OUT		DATA IN		DATA OUT	
DATA IN	DATA OUT	DATA IN	DATA OUT	DATA IN	DATA OUT	DATA IN	DATA OUT
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4
5	5	5	5	5	5	5	5
6	6	6	6	6	6	6	6
7	7	7	7	7	7	7	7
8	8	8	8	8	8	8	8
9	9	9	9	9	9	9	9
10	10	10	10	10	10	10	10
11	11	11	11	11	11	11	11
12	12	12	12	12	12	12	12
13	13	13	13	13	13	13	13
14	14	14	14	14	14	14	14
15	15	15	15	15	15	15	15

**Logic Diagram**



FUNCTION TABLE

INPUTS					DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8 B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input
L	H	+	+	X	X	Input	Input
X	H	+	H or L	X	X	Input	Unspecified ‡
H	H	+	+	X‡	X	Input	Output
L	X	H or L	+	X	X	Unspecified ‡	Input
L	L	+	+	X	X‡	Output	Input
L	L	X	X	X	L	Output	Input
L	L	X	H or L	X	H	Output	Input
H	H	X	X	X	X	Input	Output
H	H	H or L	X	H	X	Input	Output
H	L	H or L	H or L	H	H	Output	Output

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V	UNIT
I <sub>CC</sub>	MAX	32	5	0.08	0.08	0.02	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	24	24	24	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V
f <sub>max</sub>			MIN	125	150	95	90	150
t <sub>w</sub> Pulse duration	CLKAB or CLKBA high or low		MIN	4.3	3.3	5	5.5	3.3
t <sub>su</sub> Setup time	A before CLKAB ↑ or B before CLKBA ↑, high		MIN	3	1.2	4.5	4.5	3
	A before CLKAB ↑ or B before CLKBA ↑, low		MIN	3	2	4.5	4.5	3
t <sub>h</sub> Hold time	A after CLKAB ↑ or B after CLKBA ↑, high		MIN	0	0.5	0	1	0.2
	A after CLKAB ↑ or B after CLKBA ↑, low		MIN	0	0.5	0	1	0.2
TP <sub>LH</sub>	CLKAB or CLKBA	A or B	MAX	4.9	4.2	12.2	12.3	6.4
TP <sub>HL</sub>				4.7	4.2	12.3	12.3	6.4
TP <sub>LH</sub>	A or B	B or A	MAX	3.9	3.4	9.9	10.5	6.3
TP <sub>HL</sub>				4.6	3.4	10.2	11.6	6.3
TP <sub>LH</sub>	SAB or SBA	A or B	MAX	5	4.5	13.8	16	7.4
TP <sub>HL</sub>				5	4.5	13.8	16.9	7.4
TP <sub>ZH</sub>	OEBA	A	MAX	5	4.3	10.7	11.7	6.3
TP <sub>ZL</sub>				5.3	4.3	13.2	13.4	6.3
TP <sub>HZ</sub>	OEBA	A	MAX	4.9	5.6	8.8	9.5	6.2
TP <sub>LZ</sub>				4	5.4	8.7	9.2	6.2
TP <sub>ZH</sub>	OEAB	B	MAX	4.2	4.2	10.5	10.8	6.3
TP <sub>ZL</sub>				4.6	4.2	13	12.4	6.3
TP <sub>HZ</sub>	OEAB	B	MAX	5.9	5.5	8	10.5	6.2
TP <sub>LZ</sub>				5.2	5.5	7.8	9.9	6.2

UNIT f<sub>max</sub>: MHz other: ns



## 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS



**FUNCTION TABLE**  
(each 8-bit section)

NUMBER OF A OR B INPUTS THAT ARE HIGH	INPUTS			INPUT/OUTPUT PARITY	OUTPUTS	
	OE	T/R	ODD/EVEN		ERR	OUTPUT MODE
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L	L	Z	Transmit
	L	L	H	H	H	Receive
	L	L	L	L	L	Receive
	L	L	L	L	H	Receive
1, 3, 5, 7	L	H	H	L	Z	Transmit
	L	H	L	H	Z	Transmit
	L	L	H	H	L	Receive
	L	L	L	H	H	Receive
	L	L	L	L	H	Receive
Don't care	H	X	X	Z	Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	UNIT
I <sub>CC</sub>	MAX	36	0.08	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
TP <sub>LH</sub>	A or B	B or A	MAX	4.1	10.7
TP <sub>HL</sub>				4.3	10.6
TP <sub>LH</sub>	A or B	PARITY	MAX	6.7	14.3
TP <sub>HL</sub>				6.1	14.3
TP <sub>LH</sub>	ODD / EVEN	PARITY, ERR	MAX	6.7	13.7
TP <sub>HL</sub>				6.1	14.1
TP <sub>LH</sub>	B	ERR	MAX	6.7	14.6
TP <sub>HL</sub>				6.1	14.7
TP <sub>LH</sub>	PARITY	ERR	MAX	6.7	13.8
TP <sub>HL</sub>				6.1	14.2
TP <sub>ZH</sub>	OE	A or B	MAX	5.6	11.3
TP <sub>ZL</sub>				6	13
TP <sub>HZ</sub>	OE	A or B	MAX	5.4	11.2
TP <sub>LZ</sub>				4.3	10.5
TP <sub>ZH</sub>	OE	PARITY, ERR	MAX	5.6	11.3
TP <sub>ZL</sub>				6	13
TP <sub>HZ</sub>	OE	PARITY, ERR	MAX	5.4	11.2
TP <sub>LZ</sub>				4.3	10.5

UNIT: ns

## 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

## Logic Diagram



To 19 Other Channels

FUNCTION TABLE  
(each flip-flop)

INPUTS				OUTPUT Q
OE	CLKEN	CLK	D	
L	H	X	H	Q <sub>0</sub>
L	L	↑	H	H
L	L	↑	L	L
L	L	L	X	Q <sub>0</sub>
H	X	X	X	Z

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>pw</sub> Pulse duration	CLK high or low		MIN	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	3.1
	CLKEN before CLK ↑		MIN	2.7
t <sub>h</sub> Hold time	Data after CLK ↑		MIN	0
	CLKEN after CLK ↑		MIN	0
t <sub>PLH</sub>	CLK	Q	MAX	4.3
t <sub>PHL</sub>	CLK	Q	MAX	4.3
t <sub>PZH</sub>	OE	Q	MAX	4.8
t <sub>PZL</sub>	OE	Q	MAX	4.8
t <sub>PHZ</sub>	OE	Q	MAX	4.4
t <sub>PLZ</sub>	OE	Q	MAX	4.4

UNIT f<sub>max</sub> : MHz other : ns

## 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS



## Logic Diagram

FUNCTION TABLE  
(each flip-flop)

INPUTS				OUTPUT Q
OE	CLKEN	CLK	D	Q
L	H	X	X	Q <sub>0</sub>
L	L	↑	H	H
L	L	↑	L	L
L	L	L or H	X	Q <sub>0</sub>
H	X	X	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>QH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA



## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AVC 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	CLK high or low		MIN	2.8
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	2.5
	CLKEN before CLK ↑		MIN	1.4
t <sub>h</sub> Hold time	Data after CLK ↑		MIN	0
	CLKEN after CLK ↑		MIN	1.2
TP <sub>LH</sub>	CLK	Q	MAX	2.6
TP <sub>HL</sub>	CLK	Q	MAX	2.6
TP <sub>ZH</sub>	OE	Q	MAX	4.3
TP <sub>ZL</sub>	OE	Q	MAX	4.3
TP <sub>HZ</sub>	OE	Q	MAX	3.4
TP <sub>LZ</sub>	OE	Q	MAX	3.4

UNIT f<sub>max</sub> : MHz other : ns

# 16820

## 10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS



FUNCTION TABLE  
(each flip-flop)

INPUTS	OUTPUT
$\overline{OE}_n$ † CLK D	$Q_n$ †
L · H	H
L · L	L
L X X	$Q_0$
H X X	Z

† n = 1, 2

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
$I_{CC}$	MAX	0.04	mA
$I_{OH}$	MAX	-24	mA
$I_{OL}$	MAX	24	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
$f_{max}$			MIN	150
$t_w$ Pulse duration	CLK high or low		MIN	3.3
$t_{su}$ Setup time	Data before CLK ↑		MIN	1.4
$t_h$ Hold time	Data after CLK ↑		MIN	1
$t_{PLH}$			MAX	4.8
$t_{PHL}$	CLK	Q	MAX	4.8
$t_{PZH}$			MAX	5
$t_{PZL}$	$\overline{OE}$	Q	MAX	5
$t_{PHZ}$			MAX	4.5
$t_{PLZ}$	$\overline{OE}$	Q	MAX	4.5

UNIT  $f_{max}$  : MHz other : ns

FUNCTION TABLE  
(each flip-flop)

INPUTS	OUTPUT
$\overline{OE}_n$ † CLK D	$Q_n$ †
L · H	H
L · L	L
L X X	$Q_0$
H X X	Z

### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
$I_{CC}$	MAX	0.04	mA
$I_{OH}$	MAX	-24	mA
$I_{OL}$	MAX	24	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
$f_{max}$			MIN	150
$t_w$ Pulse duration	CLK high or low		MIN	3.3
$t_{su}$ Setup time	Data before CLK ↑		MIN	1.4
$t_h$ Hold time	Data after CLK ↑		MIN	1
$t_{PLH}$			MAX	4.8
$t_{PHL}$	CLK	Q	MAX	4.8
$t_{PZH}$			MAX	5
$t_{PZL}$	$\overline{OE}$	Q	MAX	5
$t_{PHZ}$			MAX	4.5
$t_{PLZ}$	$\overline{OE}$	Q	MAX	4.5

16821

# 20-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS



## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	89	5	0.08	0.04	mA
I <sub>QH</sub>	MAX	-32	-32	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	24	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V
f <sub>max</sub>			MIN	150	150	70	150
t <sub>pw</sub> Pulse duration	CLK high or low		MIN	3.3	1.5	7	3.3
t <sub>su</sub> Setup time	Data before CLK ↑, low		MIN	1.8	1.5	7.5	3.4
	Data before CLK ↑, high		MIN	1.8	1.5	7.5	3.4
t <sub>h</sub> Hold time	Data after CLK ↑, high		MIN	1.3	1	0.5	0
	Data after CLK ↑, low		MIN	1.3	1	0.5	0
TP <sub>LH</sub>	CLK	Q	MAX	6.1	3.5	13.4	4.5
TP <sub>HL</sub>				5.4	3.5	14	4.5
TP <sub>ZH</sub>	OE	Q	MAX	5.7	4.1	11.9	5.1
TP <sub>ZL</sub>				5.6	3.6	14.7	5.1
TP <sub>HZ</sub>	OE	Q	MAX	6.5	4.8	10.7	4.6
TP <sub>LZ</sub>				7.1	4.8	10	4.6

UNIT f<sub>max</sub>: MHz other: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

# 16823



## 18-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS



**FUNCTION TABLE**  
(each 9-bit flip-flop)

INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	L	H	H
L	H	L	L	L	L
L	H	L	L	X	Q <sub>0</sub>
L	H	H	X	X	Q <sub>0</sub>
H	X	X	X	X	Z

## Logic Diagram



## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ABTH	AC	ACT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	80	80	0.08	0.08	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	24	24	24	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	AC	ACT	ALVCH 3V
f <sub>max</sub>			MIN	150	150	115	90	150
t <sub>w</sub> Pulse duration	CLR low		MIN	3.3	3.3	3.3	3.3	3.3
	CLK high or low		MIN	3.3	3.3	4.4	5.5	3.3
t <sub>su</sub> Setup time	CLR inactive		MIN	1.6	1.6	0.6	0.5	0.8
	Data high before CLK ↑		MIN	1.7	1.7	5	7	1
	Data low before CLK ↑		MIN	1.7	1.7	5	7	1.3
	CLKEN low before CLK ↑		MIN	2.8	2.8	4.2	3.5	1.5
t <sub>h</sub> Hold time	Data high after CLK ↑		MIN	1.2	1.2	1.3	0.5	0.8
	Data low after CLK ↑		MIN	1.2	1.2	1.3	0.5	0.5
	CLKEN low after CLK ↑		MIN	0.6	0.6	1.4	2.5	0.4
TP <sub>LH</sub>	CLK	Q	MAX	6.8	6.8	12	12.1	4.5
TP <sub>HL</sub>	CLK	Q	MAX	6	6	12.7	12.9	4.5
TP <sub>LH</sub>	CLR	Q	MAX	-	-	-	-	4.6
TP <sub>HL</sub>	CLR	Q	MAX	6.1	6.7	11	12.5	4.6
TP <sub>ZH</sub>	OE	Q	MAX	4.9	4.9	9.7	10.7	4.8
TP <sub>ZL</sub>	OE	Q	MAX	5.5	5.5	11.8	12.8	4.8
TP <sub>HZ</sub>	OE	Q	MAX	6.1	6.1	9.3	10.3	4.5
TP <sub>LZ</sub>	OE	Q	MAX	8.7	8.7	8.6	9.4	4.5

UNIT f<sub>max</sub>: MHz other: ns

16825

18-BIT BUS BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS

## Logic Diagram

FUNCTION TABLE  
(each 9-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	32	0.08	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	24	mA


## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	ALVCH 3V
t <sub>PLH</sub>	A	Y	MAX	3.9	10.5	3.4
t <sub>PHL</sub>				4.4	10.3	3.4
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	6.1	11	4.7
t <sub>PZL</sub>				6	13.2	4.7
t <sub>PHZ</sub>	$\overline{OE}$	Y	MAX	6.9	11.5	4.5
t <sub>PLZ</sub>				6.6	10.6	4.5

UNIT: ns




To Eight Other Channels

FUNCTION TABLE  
(each 10-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

To Nine Other Channels



FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	AVC	UNIT
I <sub>CC</sub>	MAX	32	6	0.08	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-24	-12	mA
I <sub>OL</sub>	MAX	64	64	24	24	12	mA


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	AVC	UNIT
I <sub>CC</sub>	MAX	32	6	0.08	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-24	-24	-12	mA
I <sub>OL</sub>	MAX	64	64	24	24	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	AVC
TP <sub>LH</sub>	A	Y	MAX	3.4	3	11	3.4	1.7
TP <sub>HL</sub>	A	Y	MAX	4.2	2.8	10.8	3.4	1.7
TP <sub>ZH</sub>	OE	Y	MAX	5.6	3.9	11.7	4.7	5.1
TP <sub>ZL</sub>	OE	Y	MAX	5.5	3.4	14	4.7	5.1
TP <sub>HZ</sub>	OE	Y	MAX	6.6	5.8	12.4	4.5	4.7
TP <sub>LZ</sub>	OE	Y	MAX	6.1	4.6	11.5	4.5	4.7

UNIT: ns



FUNCTION TABLE

OE	INPUTS			OUTPUT Y
	SEL	CLK	A	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	-	L	L
L	L	-	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	CLK high or low		MIN	3.3
t <sub>su</sub> Setup time	A data before CLK ↑		MIN	1.6
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	1.1
t <sub>PLH</sub>	A	Y	MAX	3.6
t <sub>PHL</sub>	A	Y	MAX	3.6
t <sub>PLH</sub>	CLK	Y	MAX	3.9
t <sub>PHL</sub>	CLK	Y	MAX	3.9
t <sub>PLH</sub>	SEL	Y	MAX	4.4
t <sub>PHL</sub>	SEL	Y	MAX	4.4
t <sub>PZH</sub>	OE	Y	MAX	4.3
t <sub>PZL</sub>	OE	Y	MAX	4.3
t <sub>PHZ</sub>	OE	Y	MAX	4.5
t <sub>PLZ</sub>	OE	Y	MAX	4.5

UNIT f<sub>max</sub> : MHz other : ns




INPUTS				OUTPUT Y
OE	SEL	CLK	A	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	24	mA

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
$t_{max}$			MIN	150
$t_{w}$ Pulse duration	CLK high or low		MIN	3.3
$t_{su}$ Setup time	A data before CLK ↑		MIN	1.6
$t_h$ Hold time	A data after CLK ↑		MIN	1.1
TPHL	A	Y	MAX	3.6
TPHL				3.6
TPHL	CLK	Y	MAX	3.9
TPHL				3.9
TPHL	SEL	Y	MAX	4.4
TPHL				4.4
TP2H	$\overline{OE}$	Y	MAX	4.3
TP2L				4.3
TP2H	$\overline{OE}$	Y	MAX	4.5
TP2L				4.5

UNIT fmax : MHz other : ns



# Logic Diagram



FUNCTION TABLE									
H	H	L	No1	X	X	Z	Z	Z	Isolation§
H	H	H	↑	Odd	X				
H	H	H	↑	Even					
L	L	X	X	Odd	NA	NA	A	H	A data to B bus and generate inverted parity
L	L	X	X	Even				L	

NA = not applicable, NC = no change, X = don't care  
 † Summation of high-level inputs includes PARITY along with B1 inputs.  
 ‡ Output states shown assume ERR was previously high.  
 § In this mode, ERR (when clocked) shows inverted parity of the A bus.

ERROE-FLAG FUNCTION TABLE					
INPUTS		INTERNAL TO DEVICE		OUTPUT PRE-STATE	FUNCTION
CLR	CLK	POINT P	ERR <sub>n-1</sub> †	ERR	
H	↑	H	H	H	Sample
H	↑	X	X	L	
H	↑	L	X	L	
L	X	X	X	X	Clear

† State of ERR before any changes at CLR, CLK, or point P

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	UNIT
ICC	MAX	36	0.08	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
t <sub>w</sub> Pulse duration	CLK high or low		MIN	3	4
	CLR low			-	4
t <sub>su</sub> Setup time	A data before CLK ↑, A port		MIN	4.5	-
	A data before CLK ↑, CLR			1	1.5
	A data before CLK ↑, OEA			5	-
t <sub>h</sub> Hold time	A data after CLK ↑, A port or OEA		MIN	0	0
DP <sub>LH</sub>	A or B	B or A	MAX	4.1	10.4
DP <sub>HL</sub>				4.3	10.7
DP <sub>LH</sub>	A	PARITY	MAX	6.7	13.5
DP <sub>HL</sub>				6.1	13.8
DP <sub>ZH</sub>	OEB or OEA	A or B	MAX	5.6	11.2
DP <sub>ZL</sub>				6	13
DP <sub>HZ</sub>	OEB or OEA	A or B	MAX	5.4	10.8
DP <sub>LZ</sub>				4.3	10.1
DP <sub>LH</sub>	CLK, CLR	ERR	MAX	4.6	15.8
DP <sub>HL</sub>				3.9	11.6
DP <sub>LH</sub>	OEB	PARITY	MAX	6.7	-
DP <sub>HL</sub>				6.1	-
DP <sub>LH</sub>	OEA	PARITY	MAX	6.7	13.2
DP <sub>HL</sub>				6.1	13.6
DP <sub>ZH</sub>	OEB	PARITY	MAX	5.7	9.5
DP <sub>ZL</sub>				6.5	10.7
DP <sub>HZ</sub>	OEB	PARITY	MAX	4.7	10.2
DP <sub>LZ</sub>				4.1	9.7
DP <sub>ZH</sub>	OEA	PARITY	MAX	5.7	-
DP <sub>ZL</sub>				6.5	-
DP <sub>HZ</sub>	OEA	PARITY	MAX	4.7	-
DP <sub>LZ</sub>				4.1	-

UNIT: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See [www.ti.com/sc/logic](http://www.ti.com/sc/logic) for the most current data sheets.

## 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS


INPUTS				OUTPUT Y
OE	LE	CLK	A	
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	H	X	$Y_0$
L	H	L	X	$Y_0$

‡ Output level before the indicated steady-state input conditions were established, provided that CLK is high before  $\overline{LE}$  goes high

PARAMETER	MAX or MIN	ALVC 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-24	-12	mA
I <sub>OL</sub>	MAX	24	12	mA


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	AVC 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	$\overline{LE}$ low		MIN	3.3	3.3
	CLK high or low		MIN	3.3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	1.7	0.7
	Data before $\overline{LE}$ ↑, CLK high			1.9	1
	Data before $\overline{LE}$ ↑, CLK low		MIN	1.5	1
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	0.7	0.9
	Data after $\overline{LE}$ ↑, CLK high			0.9	1.4
	Data after $\overline{LE}$ ↑, CLK low		MIN	0.9	1.3
t <sub>PLH</sub>	A	Y	MAX	3.6	2.5
t <sub>PHL</sub>				3.6	2.5
t <sub>PLH</sub>	$\overline{LE}$	Y	MAX	4.9	4
t <sub>PHL</sub>				4.9	4
t <sub>PLH</sub>	CLK	Y	MAX	4.6	3.1
t <sub>PHL</sub>				4.6	3.1
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	5	6.2
t <sub>PZL</sub>				5	6.2
t <sub>PZH</sub>	$\overline{OE}$	Y	MAX	4.5	5.3
t <sub>PZL</sub>				4.5	5.3

### Logic Diagram

[illegible]

# 16835

## 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	H	X	Y <sub>0</sub> †
L	L	L	X	Y <sub>0</sub> ‡

† Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low.

‡ Output level before the indicated steady-state input conditions were established.

### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVTH 3V	ALVC 3V	ALVCH 3V	AVC 3V	UNIT
I <sub>CC</sub>	MAX	5	0.04	0.04	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	-24	-12	mA
I <sub>OL</sub>	MAX	64	24	24	12	mA

### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVC 3V	ALVCH 3V	AVC 3V
f <sub>max</sub>			MIN	150	150	150	150
t <sub>w</sub> Pulse duration	LE low		MIN	3.3	3.3	3.3	3.3
	CLK high or low		MIN	3.3	3.3	3.3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	2.1	1.7	1.7	0.7
	Data before LE ↓, CLK high		MIN	2.3	1.5	1.5	0.8
	Data before LE ↓, CLK low		MIN	1.5	1	1	0.5
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	1	0.7	0.7	1.3
	Data after LE ↓, CLK high		MIN	0.8	1.4	1.4	1.6
	Data after LE ↓, CLK low		MIN	0.8	1.4	1.4	1.4
TP <sub>LH</sub>	A	Y	MAX	3.7	3.6	3.6	2.5
TP <sub>HL</sub>				3.7	3.6	3.6	2.5
TP <sub>LH</sub>	LE	Y	MAX	5.1	4.2	4.2	3.8
TP <sub>HL</sub>				5.1	4.2	4.2	3.8
TP <sub>LH</sub>	CLK	Y	MAX	5.1	4.5	4.5	3.1
TP <sub>HL</sub>				5.1	4.5	4.5	3.1
TP <sub>ZH</sub>	OE	Y	MAX	4.6	4.6	4.6	6.2
TP <sub>ZL</sub>				4.6	4.6	4.6	6.2
TP <sub>HZ</sub>	OE	Y	MAX	5.8	3.9	3.9	5.3
TP <sub>LZ</sub>				5.8	3.9	3.9	5.3



UNIT f<sub>max</sub> : MHz other : ns

### Logic Diagram



To 17 Other Channels





FUNCTION TABLE  
(each 10-bit latch)

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z


# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	89	0.08	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	24	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	ALVCH 3V
t <sub>w</sub> Pulse duration	LE high or low		MIN	4	4	3.3
t <sub>su</sub> Setup time	Data before LE ↓		MIN	1	1.5	1.1
t <sub>h</sub> Hold time	Data after LE ↓, high		MIN	2	3	1.1
	Data after LE ↓, low		MIN	2	4.5	1.1
DP <sub>LH</sub>	D	Q	MAX	5	11.8	3.9
DP <sub>HL</sub>				5.1	12.2	3.9
TP <sub>LH</sub>	LE	Q	MAX	5	12.7	4.3
TP <sub>HL</sub>				5	12.7	4.3
TP <sub>ZH</sub>	OE	Q	MAX	5.7	11.3	4.9
TP <sub>ZL</sub>				5.6	13.7	4.9
DP <sub>HZ</sub>	OE	Q	MAX	6.5	10.2	4.1
TP <sub>LZ</sub>				7.1	9.6	4.1


UNIT: ns



PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
tw Pulse duration	CLR low		MIN	3.3
	PRE low			3.3
	LE high			3.3
tms Setup time	Data before LE ↓, high		MIN	0.9
	Data before LE ↓, low			0.6
th Hold time	Data after LE ↓, high		MIN	1.7
	Data after LE ↓, low			1.8
TPHL	D	Q	MAX	4.8
TPHL				4.8
TPHL	LE	Q	MAX	5.9
TPHL				5.3
TPHL	PRE	Q	MAX	6.1
TPHL				5
TPHL	CLR	Q	MAX	5.4
TPHL				6
tp2M	OE	Q	MAX	5.4
tp2L				5.8
tpH2	OE	Q	MAX	6.3
tpL2				5.2

615

Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUT AND I/Os				FUNCTION
OEB	OEA	CLR	LE	A <sub>1</sub> Σ OF H	B <sub>1</sub> Σ OF H	A	B	PARITY	ERR <sup>‡</sup>	
L	H	X	X	Odd Even	NA	NA	A	L	NA	A data to B bus and generate parity
H	L	H	L	NA	Odd Even	B	NA	NA	H	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	NC	Clear error flag register
H	H	X	L	L Odd	X	Z	Z	Z	NC	Isolation <sup>§</sup> (parity check)
H	H	X	L	L Even	NA	NA	A	H	L	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care.

<sup>†</sup> Summation of high-level inputs includes PARITY along with B<sub>1</sub> inputs.

<sup>‡</sup> Output states shown assume ERR was previously high.

<sup>§</sup> In this mode, ERR (when clocked) shows inverted parity of the A bus.

ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE		OUTPUT		FUNCTION
CLR	LE	POINT P	ERR <sub>n-1</sub> <sup>†</sup>	OUTPUT ERR		
L	L	L	X	L	H	Pass
H	L	L	X	L	L	Sample
L	H	X	X	H	H	Clear
H	H	X	L	L	H	Store

<sup>†</sup> State of ERR before changes at CLR, LE, or point P

# RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	UNIT
ICC	MAX	40	mA
IOH	MAX	-32	mA
IOL	MAX	64	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>w</sub> Pulse duration	$\overline{LE}$ high or low		MIN	8.5
	$\overline{CLR}$ low			4
t <sub>su</sub> Setup time	A, B and PARITY before $\overline{LE} \downarrow$		MIN	10
	$\overline{CLR}$ before $\overline{LE} \downarrow$			0
t <sub>h</sub> Hold time	A, B and PARITY after $\overline{LE} \downarrow$		MIN	0
	$\overline{CLR}$ after $\overline{LE} \downarrow$			0
t <sub>PLH</sub>	A or B	B or A	MAX	4.1
				4.3
t <sub>PLH</sub>	A or $\overline{OE}$	PARITY	MAX	7.1
				7.2
t <sub>PLH</sub>	$\overline{CLR}$	$\overline{ERR}$	MAX	5.7
t <sub>PZH</sub>	$\overline{OE}$	A or B	MAX	5.6
				6
t <sub>PHZ</sub>	$\overline{OE}$	A or B	MAX	5.4
				4.3
t <sub>PLZ</sub>	$\overline{OE}$	PARITY	MAX	5.7
				6.5
t <sub>PHZ</sub>	$\overline{OE}$	PARITY	MAX	4.7
				4.1
t <sub>PLH</sub>	$\overline{LE}$	$\overline{ERR}$	MAX	4.8
				4.9
t <sub>PLH</sub>	A, B or PARITY	$\overline{ERR}$	MAX	7.2
				7.4

UNIT: ns

# Logic Diagram



FUNCTION TABLE  
EN = 10, PAR = 01


OPERATION	EN	PAR
0 to 0	0	0
0 to 1	1	1
1 to 0	1	1
1 to 1	1	1

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX	MIN	UNIT
V <sub>CC</sub>	5.5	4.5	V
V <sub>EE</sub>	0	-0.5	V
V <sub>IO</sub>	5.5	0	V

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	UNIT
t <sub>PLH</sub>	0 to 1	1 to 0	ns
t <sub>PLH</sub>	1 to 0	0 to 1	ns
t <sub>PLH</sub>	0 to 1	1 to 0	ns
t <sub>PLH</sub>	1 to 0	0 to 1	ns



**FUNCTION TABLE**  
(each 10-bit section)

INPUTS		OPERATION
OEAB	OEBA	
L	L	Latch A and B (A = B)
L	H	A to B
H	L	B to A
H	H	Isolation

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ACT	UNIT
$I_{CC}$	MAX	0.08	mA
$I_{OH}$	MAX	-24	mA
$I_{OL}$	MAX	24	mA

#### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ACT
$t_{PLH}$	A or B	B or A	MAX	10.4
$t_{PHL}$				11.1
$t_{PZH}$	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	MAX	10
$t_{PZL}$				12.7
$t_{PHZ}$	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	MAX	10.7
$t_{PLZ}$				10

UNIT: ns

#### Logic Diagram



Logic Diagram

FUNCTION TABLE  
(each 9-bit section)

INPUTS		OPERATION
OEBA	OEAB	
H	L	B data to A bus
L	H	A data to B bus
H	H	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	32	0.08	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	ALVCH 3V
t <sub>PLH</sub>	A or B	B or A	MAX	3.5	11.1	3.4
				3.9	11.8	3.4
t <sub>PHL</sub>	OEBA or OEAB	A or B	MAX	5.4	10.6	4.7
				4.8	13.6	4.7
t <sub>PZH</sub>	OEBA or OEAB	A or B	MAX	6	11.6	4.2
				5	11	4.2

UNIT: ns

8-BIT BUS TRS

### Block Diagram



### FUNCTION TABLE

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	X	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> †
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> †
L	L	L	H	X	B <sub>0</sub> §

‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

### PARITY-ENABLE FUNCTION TABLE

INPUTS			OPERATION OR FUNCTION
SEL	OEA	OEB	
L	H	L	Parity is checked on port A and is generated on port B.
L	H	H	Parity is checked on port B and is generated on port A.
L	L	H	Parity is checked on port B and port A.
L	L	L	Parity is generated on port A and B if device is in FF mode.
H	L	L	Parity functions are disabled; device acts as a standard 18-bit registered transceiver.
H	L	H	Q <sub>A</sub> data to B, Q <sub>B</sub> data to A
H	H	L	Q <sub>A</sub> data to A, Q <sub>B</sub> data to B
H	H	H	Isolation

### PARITY FUNCTION TABLE

INPUTS				OUTPUTS							
SEL	OEA	OEA	ODD/EVEN	Σ OF INPUTS A1-A8 = H	Σ OF INPUTS B1-B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	H	L	L	0, 2, 4, 6, 8	N/A	N/A	N/A	N/A	H	L	Z
L	H	L	L	1, 3, 5, 7	N/A	N/A	N/A	N/A	L	H	Z
L	H	L	L	0, 2, 4, 6, 8	N/A	N/A	N/A	N/A	L	H	Z
L	H	L	L	1, 3, 5, 7	N/A	N/A	N/A	N/A	H	L	Z
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	H
L	L	H	L	N/A	1, 3, 5, 7	N/A	L	H	Z	N/A	H
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	H	L	Z	N/A	H
L	L	H	L	N/A	1, 3, 5, 7	N/A	H	L	Z	N/A	H
L	H	L	H	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	L	Z
L	H	L	H	1, 3, 5, 7	N/A	L	N/A	N/A	H	L	Z
L	H	L	H	0, 2, 4, 6, 8	N/A	H	N/A	N/A	H	L	Z
L	H	L	H	1, 3, 5, 7	N/A	H	N/A	N/A	L	L	Z
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	L	H	Z	N/A	L
L	L	H	H	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	L
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	H	L	Z	N/A	H
L	L	H	H	N/A	1, 3, 5, 7	N/A	H	L	Z	N/A	H
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	H	Z	H
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	H	Z	H
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	Z	Z	Z
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	Z	Z	Z
L	H	H	H	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	H	H	H	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	H	Z	H
L	H	H	H	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	H	Z	H
L	H	H	H	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	H	Z	H
L	L	L	L	N/A	N/A	N/A	N/A	PE1	Z	PE1	Z
L	L	L	L	N/A	N/A	N/A	N/A	PO1	Z	PO1	Z

† Parity output is set to the level so that the specific bus side is set to even parity.

‡ Parity output is set to the level so that the specific bus side is set to odd parity.


# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVCH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.02	0.04	mA
I <sub>OH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	24	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCH 3V	ALVCH 3V
f <sub>max</sub>			MIN	125	125
t <sub>w</sub> Pulse duration	CLK ↑		MIN	3	3
	LE high		MIN	3	3
t <sub>su</sub> Setup time	A, APAR or B, BPAR before CLK ↑		MIN	2.5	1.7
	CLKEN before CLK ↑		MIN	2.5	1.7
	A, APAR or B, BPAR before LE ↓		MIN	2	1.2
t <sub>h</sub> Hold time	A, APAR or B, BPAR after CLK ↑		MIN	1.3	0.5
	CLKEN after CLK ↑		MIN	1.5	0.7
	A, APAR or B, BPAR after LE ↓		MIN	1.7	0.9
t <sub>PLH</sub>	A or B	B or A	MAX	5.4	4.4
t <sub>PHL</sub>				5.4	4.4
t <sub>PLH</sub>	A or B	BPAR or APAR	MAX	7.7	6.7
t <sub>PHL</sub>				7.7	6.7
t <sub>PLH</sub>	APAR or BPAR	BPAR or APAR	MAX	5.7	4.7
t <sub>PHL</sub>				5.7	4.7
t <sub>PLH</sub>	APAR or BPAR	ERRA or ERRB	MAX	8.5	7.5
t <sub>PHL</sub>				8.5	7.5
t <sub>PLH</sub>	ODD / EVEN	ERRA or ERRB	MAX	7.8	6.8
t <sub>PHL</sub>				7.8	6.8
t <sub>PLH</sub>	ODD / EVEN	BPAR or APAR	MAX	7.5	6.5
t <sub>PHL</sub>				7.5	6.5
t <sub>PLH</sub>	SEL	BPAR or APAR	MAX	6.1	5.1
t <sub>PHL</sub>				6.1	5.1
t <sub>PLH</sub>	CLKAB or CLKBA	A or B	MAX	6.1	5.1
t <sub>PHL</sub>				6.1	5.1
t <sub>PLH</sub>	CLKAB or CLKBA	BPAR or APAR parity feedthrough	MAX	6.6	5.6
t <sub>PHL</sub>				6.6	5.6
t <sub>PLH</sub>	CLKAB or CLKBA	BPAR or APAR parity generated	MAX	8.7	7.7
t <sub>PHL</sub>				8.7	7.7
t <sub>PLH</sub>	CLKAB or CLKBA	ERRA or ERRB	MAX	8.9	7.9
t <sub>PHL</sub>				8.9	7.9
t <sub>PLH</sub>	LEAB or LEBA	A or B	MAX	5.8	4.8
t <sub>PHL</sub>				5.8	4.8
t <sub>PLH</sub>	LEAB or LEBA	BPAR or APAR parity feedthrough	MAX	6.3	5.3
t <sub>PHL</sub>				6.3	5.3
t <sub>PLH</sub>	LEAB or LEBA	BPAR or APAR parity generated	MAX	8.4	7.4
t <sub>PHL</sub>				8.4	7.4
t <sub>PLH</sub>	LEAB or LEBA	ERRA or ERRB	MAX	8.5	7.5
t <sub>PHL</sub>				8.5	7.5
t <sub>PLH</sub>	OEAB or OEBA	B, BPAR or A, APAR	MAX	6.3	5.3
t <sub>PHL</sub>				6.3	5.3
t <sub>PLH</sub>	OEAB or OEBA	B, BPAR or A, APAR	MAX	5.9	4.9
t <sub>PHL</sub>				5.9	4.9
t <sub>PLH</sub>	OEAB or OEBA	ERRA or ERRB	MAX	5.9	4.9
t <sub>PHL</sub>				5.9	4.9
t <sub>PLH</sub>	OEAB or OEBA	ERRA or ERRB	MAX	6.7	5.7
t <sub>PHL</sub>				6.7	5.7
t <sub>PLH</sub>	SEL	ERRA or ERRB	MAX	6.5	5.5
t <sub>PHL</sub>				6.5	5.5
t <sub>PLH</sub>	SEL	ERRA or ERRB	MAX	5.9	4.9
t <sub>PHL</sub>				5.9	4.9

UNIT f<sub>max</sub> : MHz other : ns




FUNCTION TABLE

MODE	CLK	A	B	APAR	BPAR	ERR
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	1	1	0
0	1	0	1	1	1	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	0	1
1	0	1	1	0	0	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

PARITY FUNCTIONS

MODE	CLK	A	B	APAR	BPAR	ERR
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	1	1	0
0	1	0	1	1	1	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	0	1
1	0	1	1	0	0	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1





**FUNCTION TABLE**

INPUTS					OUTPUTS		
OE	MODE	CLKEN	CLK	A	1Y <sub>n</sub> t - 8Y <sub>n</sub> t	9Y <sub>n</sub> t - 12Y <sub>n</sub> t	
L	L	L	-	H	H		L
L	L	L	-	L	L		L
L	L	H	-	L	Y <sub>0</sub>		L
L	H	X	X	H	L		L
L	H	X	X	L	L		L
H	X	X	X	X	Z		Z

$T_H = 1, 2$

**PAR/O FUNCTION†**

INPUTS			APAR	OUTPUT PAR/O
PAROE	Σ OF INPUTS 1A - 10A = H			
L	0, 2, 4, 6, 8, 10	L	L	L
L	1, 3, 5, 7, 9	L	H	H
L	0, 2, 4, 6, 8, 10	H	H	L
L	1, 3, 5, 7, 9	H	L	L
H	X	X	X	Z

† This table applies to the first device of a cascaded pair of ALVCH16903 devices.

**PARITY FUNCTION**


INPUTS				APAR	OUTPUT YERR
OE	PAROE‡	11A/YERREN§	PAR/O		
L	H	L	0, 2, 4, 6, 8, 10	L	H
L	X	H	1, 3, 5, 7, 9	L	L
L	H	H	0, 2, 4, 6, 8, 10	H	L
L	H	L	1, 3, 5, 7, 9	H	L
L	H	L	H	L	L
L	H	H	H	L	L
L	X	X	X	X	H
L	X	X	X	X	H

‡ When used as a single device, PAROE must be tied high.

§ Valid after appropriate number of clock pulses have set internal register.

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
$f_{max}$			MIN	125
$t_w$ Pulse duration	CLK $\uparrow$		MIN	3
$t_{su}$ Setup time	1A-12A before CLK $\uparrow$ , resistor mode		MIN	1.45
	1A-10A before CLK $\uparrow$ , buffer mode		MIN	4.4
	APAR before CLK $\uparrow$ , resistor mode		MIN	1.3
	APAR before CLK $\uparrow$ , buffer mode		MIN	3.1
	PARI/O before CLK $\uparrow$ , both mode		MIN	1.7
	11A/YERREN before CLK $\uparrow$ , buffer mode		MIN	1.6
	CLKEN before CLK $\uparrow$ , resistor mode		MIN	2.2
$t_h$ Hold time	1A-12A after CLK $\uparrow$ , resistor mode		MIN	0.55
	1A-10A after CLK $\uparrow$ , buffer mode		MIN	0.25
	APAR after CLK $\uparrow$ , resistor mode		MIN	0.7
	APAR after CLK $\uparrow$ , buffer mode		MIN	0.25
	PARI/O before CLK $\uparrow$ , resistor mode		MIN	0.4
	PARI/O before CLK $\uparrow$ , buffer mode		MIN	0.5
	11A/YERREN after CLK $\uparrow$ , buffer mode		MIN	0.4
	CLKEN after CLK $\uparrow$ , resistor mode		MIN	0.4
$t_{PLH}$ $t_{PHL}$	Buffer mode	A	Y	MAX 3.8
$t_{PLH}$ $t_{PHL}$	Both mode	CLK	YERR	MAX 4.4
$t_{PLH}$ $t_{PHL}$	Both mode	CLK	PARI / O	MAX 6.6
$t_{PLH}$ $t_{PHL}$	Both mode	MODE	Y	MAX 4.9
$t_{PLH}$ $t_{PHL}$	Resistor mode	CLK	Y	MAX 4.8
$t_{PHZ}$ $t_{PZL}$	Both mode	$\overline{OE}$	Y	MAX 5.4
$t_{PHZ}$ $t_{PZL}$	Both mode	$\overline{PAROE}$	PARI / O	MAX 4.8
$t_{PHZ}$ $t_{PZL}$	Both mode	$\overline{OE}$	Y	MAX 5
$t_{PHZ}$ $t_{PZL}$	Both mode	$\overline{PAROE}$	PARI / O	MAX 3.8
$t_{PLH}$ $t_{PHL}$	Both mode	$\overline{OE}$	YERR	MAX 4.2

UNIT  $f_{max}$  : MHz other : ns

## 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

FUNCTION	MODE	DATA	STATE
Am	00	XAM	00
Am	01	XAM	01
Am	10	XAM	10

Logic Diagram



FUNCTION TABLE				
INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B <sub>0</sub> <sup>†</sup>
X	L	L	X	B <sub>0</sub> <sup>‡</sup>
L	X	L	L	L
L	L	L	H	H
H	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	AC	LVTH 3V	LVCH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	35	0.08	5	0.02	0.04	mA
I <sub>OH</sub>	MAX	-32	-24	-32	-24	-24	mA
I <sub>OL</sub>	MAX	64	24	64	24	24	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC	LVTH 3V	LVCH 3V	ALVCH 3V
f <sub>max</sub>			MIN	150	75	150	150	150
t <sub>p</sub> Pulse duration	CLKEN high		MIN	-	-	-	-	3.3
	CLK high or low			3.3	6.7	3.3	3.3	3.3
	Data before CLK			3.5	5	1.7	2.8	1.5
t <sub>su</sub> Setup time	CLKEN before CLK		MIN	3	6.5	2	1.4	1
	Data after CLK			1	1	0.8	0.5	0.8
t <sub>h</sub> Hold time	CLKEN after CLK		MIN	1	0	0.4	1.9	1.1
TP <sub>LH</sub>	CLK	A or B	MAX	4.3	11.8	4.4	6.6	3.9
TP <sub>HL</sub>				4.5	11.7	4.4	6.6	3.9
TP <sub>ZH</sub>	OEBA or OEAB	A or B	MAX	4.6	11.2	4.9	6.6	4.4
TP <sub>ZL</sub>				6	13	4.9	6.6	4.4
TP <sub>HZ</sub>	OEBA or OEAB	A or B	MAX	5.5	9.4	6.2	6.7	4
TP <sub>LZ</sub>				4.2	8.7	5.3	6.7	4

UNIT f<sub>max</sub> : MHz other : ns

PARAMETER	MAX or MIN	ABT	AC	LVTH 3V	LVCH 3V	ALVCH 3V
I <sub>CC</sub>	MAX	35	0.08	5	0.02	0.04
I <sub>OH</sub>	MAX	-32	-24	-32	-24	-24
I <sub>OL</sub>	MAX	64	24	64	24	24


#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC	LVTH 3V	LVCH 3V	ALVCH 3V
t <sub>p</sub> Pulse duration			MIN	-	-	-	-	3.3
	CLK high or low			3.3	6.7	3.3	3.3	3.3
	Data before CLK			3.5	5	1.7	2.8	1.5
t <sub>su</sub> Setup time	CLKEN before CLK		MIN	3	6.5	2	1.4	1
	Data after CLK			1	1	0.8	0.5	0.8
t <sub>h</sub> Hold time	CLKEN after CLK		MIN	1	0	0.4	1.9	1.1
TP <sub>LH</sub>	CLK	A or B	MAX	4.3	11.8	4.4	6.6	3.9
TP <sub>HL</sub>				4.5	11.7	4.4	6.6	3.9
TP <sub>ZH</sub>	OEBA or OEAB	A or B	MAX	4.6	11.2	4.9	6.6	4.4
TP <sub>ZL</sub>				6	13	4.9	6.6	4.4
TP <sub>HZ</sub>	OEBA or OEAB	A or B	MAX	5.5	9.4	6.2	6.7	4
TP <sub>LZ</sub>				4.2	8.7	5.3	6.7	4

UNIT : ns

## 25244

Generated by the Simultaneous Switching of  
Outputs



**FUNCTION TABLE**  
(each buffer/driver)

INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	-X	Z

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	SN64 BCT	UNIT
$I_{CC}$	MAX	119	119	mA
$I_{OH}$	MAX	-80	-80	mA
$I_{OL}$	MAX	188	188	mA

### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	SN64 BCT
$t_{PLH}$	A	Y	MAX	5.5	5.5
$t_{PHL}$				6	6.3
$t_{PDH}$	$\overline{OE}$	Y	MAX	9.3	9.7
$t_{PZL}$				10.2	10.4
$t_{PHZ}$	$\overline{OE}$	Y	MAX	6.3	6.5
$t_{PLZ}$				8.4	9.5

UNIT: ns

Outputs



## Logic Diagram



FUNCTION TABLE

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

FUNCTION TABLE

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABTH	UNIT
I <sub>CC</sub>	MAX	125	20	mA
I <sub>OH</sub> (A port)	MAX	-80	-80	mA
I <sub>OH</sub> (B port)	MAX	-3	-32	mA
I <sub>OL</sub> (A port)	MAX	188	188	mA
I <sub>OL</sub> (B port)	MAX	24	64	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABTH	UNIT
I <sub>CC</sub>	MAX	125	20	mA
I <sub>OH</sub> (A port)	MAX	-80	-80	mA
I <sub>OH</sub> (B port)	MAX	-3	-32	mA
I <sub>OL</sub> (A port)	MAX	188	188	mA
I <sub>OL</sub> (B port)	MAX	24	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABTH
t <sub>PLH</sub>	A	B	MAX	5.7	3.9
t <sub>PHL</sub>	A	B	MAX	7.2	4.3
t <sub>PLH</sub>	B	A	MAX	5.5	3.9
t <sub>PHL</sub>	B	A	MAX	6.2	4.3
t <sub>PZH</sub>	OE	A	MAX	9.6	6.5
t <sub>PZL</sub>	OE	A	MAX	10.3	6.8
t <sub>PHZ</sub>	OE	A	MAX	6.2	7.2
t <sub>PLZ</sub>	OE	A	MAX	8.3	6.4
t <sub>PZH</sub>	OE	B	MAX	8.9	6.5
t <sub>PZL</sub>	OE	B	MAX	9.7	6.8
t <sub>PHZ</sub>	OE	B	MAX	6.9	7.2
t <sub>PLZ</sub>	OE	B	MAX	7.5	6.4

UNIT: ns

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABTH
t <sub>PLH</sub>	A	B	MAX	5.7	3.9
t <sub>PHL</sub>	A	B	MAX	7.2	4.3
t <sub>PLH</sub>	B	A	MAX	5.5	3.9
t <sub>PHL</sub>	B	A	MAX	6.2	4.3
t <sub>PZH</sub>	OE	A	MAX	9.6	6.5
t <sub>PZL</sub>	OE	A	MAX	10.3	6.8
t <sub>PHZ</sub>	OE	A	MAX	6.2	7.2
t <sub>PLZ</sub>	OE	A	MAX	8.3	6.4
t <sub>PZH</sub>	OE	B	MAX	8.9	6.5
t <sub>PZL</sub>	OE	B	MAX	9.7	6.8
t <sub>PHZ</sub>	OE	B	MAX	6.9	7.2
t <sub>PLZ</sub>	OE	B	MAX	7.5	6.4

## 25-Ω OCTAL BUS TRANSCEIVER

- ## 5-Ω OCTAL BUS TRANSCEIVER
- High Output Drive Current
  - Distributed  $V_{CC}$  and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs

**Logic Diagram**

Logic Diagram showing the internal structure of the 74VHC04B decoder. The diagram includes inputs  $\overline{OE}$  (13), DIR (24), and A1 (1). The output is B1 (23). The logic involves a 2-input AND gate, a D flip-flop, and a feedback loop. The output of the flip-flop is connected to a bus labeled "To Seven Other Channels".

INPUTS		OPERATION
OE	DIR	
L	L	$\overline{B}$ data to A bus
L	H	A data to B bus
H	X	Isolation

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	125	mA
I <sub>OH</sub> (B port)	MAX	-3	mA
I <sub>OL</sub> (A port)	MAX	188	mA
I <sub>OL</sub> (B port)	MAX	24	mA
V <sub>OH</sub> (A port)	MAX	5.5	V

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
TP <sub>LH</sub>	A	B	MAX	6.2
TP <sub>HL</sub>				4
TP <sub>LH</sub>	B	A	MAX	6.3
TP <sub>HL</sub>				5.9
TP <sub>LH</sub>	$\overline{OE}$	A	MAX	11.6
TP <sub>HL</sub>				11.3
TP <sub>ZH</sub>	$\overline{OE}$	B	MAX	9.1
TP <sub>ZL</sub>				9.8
TP <sub>ZH</sub>	$\overline{OE}$	B	MAX	7.3
TP <sub>ZL</sub>				7.3

UNIT: ns

29821


# 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

- 3-State Outputs
- Data Flow-Through Pinout

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q <sub>0</sub>
H	X	X	Z

Logic Diagram



To Nine Other Channels

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	115	35	mA
I <sub>DH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	48	48	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t <sub>max</sub>					125
t <sub>w</sub> Pulse duration	CLK high or low		MIN	7	7
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	4	7
t <sub>h</sub> Hold time	Data after CLK ↑		MIN	2	1
t <sub>PLH</sub>	CLK	Q	MAX	10	12
t <sub>PHL</sub>		Q	MAX	10	10
t <sub>PZH</sub>	OE	Q	MAX	14	12
t <sub>PZL</sub>		Q	MAX	14	13
t <sub>PHZ</sub>	OE	Q	MAX	14	8
t <sub>PLZ</sub>		Q	MAX	12	8

UNIT f<sub>max</sub>: MHz other: ns

0.1	100				
0.2	100				
0.5	100				
1.0	100				
2.0	100				
5.0	100				
10	100				
20	100				
50	100				
100	100				



## Logic Diagram



FUNCTION TABLE  
(Each High-Low)

INPUTS		OUTPUT
OE CLK	D	Q
L	L	L
L	H	L
L	L	L
L	H	L
H	L	L
H	L	L
H	H	L
H	H	L

FUNCTION TABLE

OE†	INPUTS				OUTPUT Q
	CLR	CLKEN	CLK	D	
L	L	X	X	X	L
L	H	L	L	+	H
L	H	L	L	+	L
L	H	H	H or L	X	Q <sub>0</sub>
H	X	X	X	X	Z

† OE = H if any of the output-enable inputs is high.  
OE = L if all of the output-enable inputs are low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	40	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
f <sub>max</sub>			MIN	125
t <sub>w</sub> Pulse duration	CLK low		MIN	4
	CLK high or low		MIN	4
	Before CLK ↑, data high		MIN	6
	Before CLK ↑, data low		MIN	3.5
t <sub>su</sub> Setup time	CLR		MIN	1
	CLKEN before CLK ↑		MIN	8
	After CLK ↑, data high		MIN	1.5
	After CLK ↑, data low		MIN	0
t <sub>h</sub> Hold time	CLKEN after CLK ↑		MIN	0.5
t <sub>PLH</sub>	CLK	Q	MAX	9
t <sub>PHL</sub>				8.4
t <sub>PHL</sub>	CLR	Q	MAX	9.5
t <sub>PZH</sub>	OE	Q	MAX	10.3
t <sub>PZL</sub>				10.2
t <sub>PHZ</sub>	OE	Q	MAX	9
t <sub>PLZ</sub>				8.2

UNIT f<sub>max</sub> : MHz other : ns

# ● Data Flow-Through Pinout

FUNCTION TABLE

INPUT			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
L	X	X	Z
H	H	X	Z

$t_{tr} = 1,2$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
$I_{CC}$	MAX	40	40	mA
$I_{OH}$	MAX	-24	-24	mA
$I_{OL}$	MAX	48	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
$t_{PLH}$	A	Y	MAX	7	5.5
$t_{PHL}$				7.5	7.5
$t_{PZH}$	OE	Y	MAX	15	9.1
$t_{PZL}$				15	12.8
$t_{PHZ}$	OE	Y	MAX	17	8.8
$t_{PLZ}$				12	8.4

UNIT: ns

# ● Data Flow-Through Pinout To Nine Other Channels

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
$I_{CC}$	MAX	40	mA
$I_{OH}$	MAX	-24	mA
$I_{OL}$	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
$t_{PLH}$	A	Y	MAX	7	5.5
$t_{PHL}$				7.5	7.5
$t_{PZH}$	OE	Y	MAX	15	9.1
$t_{PZL}$				15	12.8
$t_{PHZ}$	OE	Y	MAX	17	8.8
$t_{PLZ}$				12	8.4

UNIT: ns


NOTICE: ALS IS NOT RECOMMENDED FOR NEW DESIGNS

29828

# 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

- pnp Inputs Reduce dc Loading
- 3-State Outputs
- Data Flow-Through Pinout

## Logic Diagram



FUNCTION TABLE

INPUT	OUTPUT
A	Y
0	0
1	1
X	X
0	0
1	1
X	X
0	0
1	1
X	X

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I <sub>cc</sub>	MAX	40	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I <sub>cc</sub>	MAX	40	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t <sub>PLH</sub>	A	Y	MAX	7
t <sub>PHL</sub>	A	Y	MAX	7.5
t <sub>PZH</sub>	OE	Y	MAX	15
t <sub>PZL</sub>	OE	Y	MAX	15
t <sub>PHZ</sub>	OE	Y	MAX	17
t <sub>PLZ</sub>	OE	Y	MAX	12

UNIT: ns

**NOTICE : ALS IS NOT RECOMMENDED FOR NEW DESIGNS**

29841


# 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

- 3-State Outputs
- Data Flow-Through Pinout

**FUNCTION TABLE**

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

Logic Diagram




RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	85	35	mA
I <sub>OH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	48	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t <sub>w</sub> Pulse duration	LE high or low		MIN	6	4
t <sub>su</sub> Setup time	Data before LE ↓		MIN	2.5	2
t <sub>h</sub> Hold time	Data after LE ↓, high		MIN	4.5	1.5
	Data after LE ↓, low		MIN	4.5	3.5
t <sub>PLH</sub>	D	Q	MAX	9.5	7.5
t <sub>PHL</sub>				9.5	8.6
t <sub>PLH</sub>	LE	Q	MAX	12	8.6
t <sub>PHL</sub>				12	8.1
t <sub>PZH</sub>	$\overline{OE}$	Q	MAX	14	9.2
t <sub>PZL</sub>				14	12.8
t <sub>PHZ</sub>	$\overline{OE}$	Q	MAX	15	6.9
t <sub>PLZ</sub>				12	6.9

UNIT: ns



**FUNCTION TABLE**

OUTPUT	1Q	1Q-bar
0	1	0
1	0	1
2	1	0
3	0	1
4	1	0
5	0	1
6	1	0
7	0	1

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX to MIN	UNIT
V <sub>DD</sub>	2.0	V
V <sub>SS</sub>	0	V
I <sub>DD</sub>	10	mA
I <sub>OL</sub>	10	mA
I <sub>OH</sub>	10	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX to MIN	UNIT
t <sub>PLH</sub>	0	1	10	ns
t <sub>PLH</sub>	1	0	10	ns
t <sub>PLH</sub>	0	1	10	ns
t <sub>PLH</sub>	1	0	10	ns
t <sub>PLH</sub>	0	1	10	ns
t <sub>PLH</sub>	1	0	10	ns
t <sub>PLH</sub>	0	1	10	ns
t <sub>PLH</sub>	1	0	10	ns
t <sub>PLH</sub>	0	1	10	ns
t <sub>PLH</sub>	1	0	10	ns

Typical values

FUNCTION TABLE

INPUTS					OUTPUT
PRE	CLR	OE	LE	D	Q
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>0</sub>
X	X	H	X	X	Z


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	35	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t <sub>w</sub> Pulse duration	PRE low		MIN	7
	CLR low			5
	LE high			4
t <sub>su</sub> Setup time	Data before LE ↓, high or low		MIN	1.5
	PRE or CLR inactive			2
t <sub>h</sub> Hold time	Data after LE ↓, high or low		MIN	3.5
t <sub>PLH</sub>	$\overline{D}$	Q	MAX	8
t <sub>PHL</sub>		Q	MAX	9
t <sub>PLH</sub>	LE	Q	MAX	10
t <sub>PHL</sub>		Q	MAX	10
t <sub>PLH</sub>	PRE	Q	MAX	12
t <sub>PHL</sub>		Q	MAX	12
t <sub>PLH</sub>	CLR	Q	MAX	12
t <sub>PHL</sub>		Q	MAX	12
t <sub>PZH</sub>	$\overline{OE}$	Q	MAX	15
t <sub>PZL</sub>		Q	MAX	15
t <sub>PHZ</sub>	$\overline{OE}$	Q	MAX	8
t <sub>PLZ</sub>		Q	MAX	8

UNIT: ns



## 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

### Logic Diagram



FUNCTION TABLE										
INPUTS						OUTPUT AND I/O				OPERATION
OEB	OEA	CLR	LE	AI Σ of Hs Σ of Ls	Bi† Σ of Hs Σ of Ls	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	$\bar{A}$	H L	NA	$\bar{A}$ data to B bus and generate parity
H	L	X	L	NA	Odd Even	$\bar{B}$	NA	NA	H L	$\bar{B}$ data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	N-1	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error-flag register
H	H	X	X	L	X	Z	Z	Z	NC H L H	Isolation§
L	L	X	X	Odd Even	NA	NA	$\bar{A}$	L H	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states Shown assume ERR was previously high.

§ In this mode, ERR, when enabled, shows inverted parity of the A bus.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	100	80	mA
I <sub>OH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	48	48	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t <sub>w</sub> Pulse duration	$\overline{LE}$ high		MIN	10	-
	$\overline{LE}$ low		MIN	10	10
	$\overline{CLR}$ low		MIN	10	10
t <sub>su</sub> Setup time	Before $\overline{LE}$ ↓, Bi and PARITY		MIN	10	18
	Before $\overline{LE}$ ↓, $\overline{CLR}$ high		MIN	15	-
t <sub>h</sub> Hold time	Bi and PARITY after $\overline{LE}$ ↓		MIN	3	8
t <sub>PLH</sub>	A or B	B or A	MAX	8	8
t <sub>PHL</sub>				8	8
t <sub>PLH</sub>	A	PARITY	MAX	15	15
t <sub>PHL</sub>				18	15
t <sub>PZH</sub>	$\overline{OEA}$ or $\overline{OEB}$	A or B	MAX	17	17
t <sub>PZL</sub>				17	19
t <sub>PHZ</sub>	$\overline{OEA}$ or $\overline{OEB}$	A or B	MAX	15	15
t <sub>PLZ</sub>				8	17
t <sub>PHL</sub>	$\overline{LE}$	$\overline{ERR}$	MAX	12	9
t <sub>PLH</sub>	$\overline{CLR}$	$\overline{ERR}$	MAX	12	15
t <sub>PLH</sub>	$\overline{OEA}$	PARITY	MAX	17	15
t <sub>PHL</sub>				19	16
t <sub>PLH</sub>	Bi / PARITY	$\overline{ERR}$	MAX	20	20
t <sub>PHL</sub>				20	15

UNIT: ns




29863
9-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

- True Outputs

FUNCTION TABLE

INPUTS				OPERATION
OEAB1	OEAB2	OEA1	OEA2	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	B to A
H	X	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	
X	H	X	H	
X	H	H	X	



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
V <sub>CC</sub>	MAX	100	V
V <sub>EE</sub>	MAX	-25	V
I <sub>CC</sub>	MAX	45	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	65	45	mA
I <sub>OH</sub>	MAX	-24	-24	mA
I <sub>OL</sub>	MAX	48	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t <sub>PLH</sub>	A or B	B or A	MAX	8	5
t <sub>PHL</sub>				8	7.5
t <sub>PZH</sub>	OEAB or OEBA	A or B	MAX	15	8.4
t <sub>PZL</sub>				15	12.6
t <sub>PHZ</sub>	OEAB or OEBA	A or B	MAX	17	8.8
t <sub>PLZ</sub>				12	8.1

UNIT: ns

# 29864

## 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- Inverted Outputs

FUNCTION TABLE

INPUTS				OPERATION
OEAB1	OEAB2	OEBA1	OEBA2	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	B to A
H	X	L	L	B to A
X	H	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	Isolation
X	H	X	H	Isolation
X	H	H	X	Isolation

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 BCT	UNIT
I <sub>CC</sub>	MAX	45	mA
I <sub>OH</sub>	MAX	-24	mA
I <sub>OL</sub>	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
TP <sub>LH</sub>	A or B	B or A	MAX	6.1
TP <sub>HL</sub>				4.8
TP <sub>DH</sub>	OEAB or OEBA	A or B	MAX	8.4
TP <sub>DL</sub>				12.5
TP <sub>HZ</sub>	OEAB or OEBA	A or B	MAX	8.4
TP <sub>LZ</sub>				8.2

UNIT: ns

Logic Diagram











To Eight Other Channels

32240

## 32-BIT BUFFER/DRIVER

Logic Diagram



# **FUNCTION TABLE** (each 4bit buffer/driver)

INPUTS		OUTPUT
OE	A	Y
L	H	L
L	L	H
H	X	Z

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVT	UNIT
I <sub>CC</sub>	MAX	10	mA
I <sub>OH</sub>	MAX	-32	mA
I <sub>OL</sub>	MAX	64	mA









## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT
t <sub>PLH</sub>	A	Y	MAX	3.5
t <sub>PHL</sub>	A	Y	MAX	3.5
t <sub>PZH</sub>	OE	Y	MAX	4
t <sub>PZL</sub>	OE	Y	MAX	4.4
t <sub>PHZ</sub>	OE	Y	MAX	4.5
t <sub>PLZ</sub>	OE	Y	MAX	4.2

UNIT:ns

Logic Diagram





# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	10	10	5	0.02	0.02	0.04	mA
I <sub>OH</sub>	MAX	-32	-32	-32	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	64	24	24	24	mA

# SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V
t <sub>PLH</sub>	A	Y	MAX	3.2	3.2	2.4	4.1	4.1	3
t <sub>PHL</sub>	A	Y	MAX	3.2	3.2	2.5	4.1	4.1	3
t <sub>PZH</sub>	OE	Y	MAX	4	4	3.8	4.6	4.6	4.4
t <sub>PZL</sub>	OE	Y	MAX	4	4	2.9	4.6	4.6	4.4
t <sub>PHZ</sub>	OE	Y	MAX	4.5	4.5	4.2	5.8	5.8	4.1
t <sub>PLZ</sub>	OE	Y	MAX	4.2	4.2	3.6	5.8	5.8	4.1

UNIT: ns

## 36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

INPUT	OUTPUT	STATE
1	0	0
1	1	1
0	0	0
0	1	1

Logic Diagram



FUNCTION TABLE  
(each 9-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	LVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	20	10	0.04	0.02	0.04	mA
I <sub>DH</sub>	MAX	-32	-32	-24	-24	-24	mA
I <sub>OL</sub>	MAX	64	64	24	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	LVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V
t <sub>PLH</sub>	A or B	B or A	MAX	5	3.3	4	4	3
t <sub>PHL</sub>				5.2	3.3	4	4	3
t <sub>PZH</sub>	OE	B or A	MAX	7.3	4.5	5.5	5.5	4.4
t <sub>PZL</sub>				8.1	4.6	5.5	5.5	4.4
t <sub>PHZ</sub>	OE	B or A	MAX	6.5	5.1	6.6	6.6	4.1
t <sub>PLZ</sub>				6.9	5.1	6.6	6.6	4.1

UNIT: ns



# Logic Diagram



FUNCTION TABLE  
STORAGE†

INPUTS				OUTPUT
CLKENA	CLKA	LEA	A	Q <sub>0</sub> †
H	X	L	X	L
L	-	L	L	H
X	H	L	X	Q <sub>0</sub> †
X	L	L	X	Q <sub>0</sub> †
X	X	H	L	L
X	X	H	H	H

† A-port register shown, B and C ports are similar but use CLKENB, CLKENC, CLKB, CLKC, LEB, and LEC.

‡ Output level before the indicated steady-state input conditions were established.

A-PORT OUTPUT

INPUTS			OUTPUT A
OEA	SELA		
H	X	Z	
L	H		Output of C register
L	L		Output of B register

B-PORT OUTPUT

INPUTS			OUTPUT B
OEB	SELB		
H	X	Z	
L	H		Output of A register
L	L		Output of C register

C-PORT OUTPUT

INPUTS			OUTPUT C
OEC	SELC		
H	X	Z	
L	H		Output of B register
L	L		Output of A register

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	UNIT
I <sub>CC</sub>	MAX	40	mA
I <sub>OH</sub>	MAX	-32	mA
I <sub>OL</sub>	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	LE high		MIN	3.3
	CLK high or low		MIN	3.3
	A, B, or C before CLK ↑		MIN	2.4
t <sub>su</sub> Setup time	A or B before LE ↓		MIN	2.1
	CLKEN before CLK ↑		MIN	3.2
	A, B, or C after CLK ↑		MIN	1.4
t <sub>h</sub> Hold time	A or B after LE ↓		MIN	2.1
	CLKEN after CLK ↑		MIN	1.1
t <sub>PLH</sub>	A, B, or C	C, B, or A	MAX	6.1
t <sub>PHL</sub>				6.6
t <sub>PLH</sub>	SEL	A, B, or C	MAX	6.5
t <sub>PHL</sub>				6.5
t <sub>PLH</sub>	LE	A, B, or C	MAX	7.5
t <sub>PHL</sub>				6.9
t <sub>PLH</sub>	CLK	A, B, or C	MAX	7.5
t <sub>PHL</sub>				6.7
t <sub>PZH</sub>	OE	A, B, or C	MAX	6.4
t <sub>PZL</sub>				6.8
t <sub>PHZ</sub>	OE	A, B, or C	MAX	6
t <sub>PLZ</sub>				6.1

UNIT: f<sub>max</sub>: MHz other: ns


## 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

PARAMETER	MIN	TYP	MAX
Q <sub>1</sub>	0	50	MAX
Q <sub>2</sub>	0	50	MAX
Q <sub>3</sub>	0	50	MAX
Q <sub>4</sub>	0	50	MAX

FUNCTION TABLE  
(STANDARD)

OUTPUT	INPUTS
A	CLKA
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18

Logic Diagram



FUNCTION TABLE  
STORAGE†

INPUTS			OUTPUT
CLKA	LEA	A	
•	L	L	L
•	L	H	H
H	L	X	Q <sub>0</sub> †
L	L	X	Q <sub>0</sub> †
X	H	L	L
X	H	H	H

† A-port register shown. B and C ports are similar but use CLKB, CLKC, LEB, and LEC.

‡ Output level before the indicated steady-state input conditions were established.

A-PORT OUTPUT

INPUTS		OUTPUT A
OEA	SELA	
H	X	Z
L	H	Output of C register
L	L	Output of B register

B-PORT OUTPUT

INPUTS		OUTPUT B
OEB	SELB	
H	X	Z
L	H	Output of A register
L	L	Output of C register

C-PORT OUTPUT

INPUTS		OUTPUT C
OEC	SELC	
H	X	Z
L	H	Output of B register
L	L	Output of A register

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABTH	UNIT
I <sub>CC</sub>	MAX	45	mA
I <sub>OH</sub>	MAX	-32	mA
I <sub>OL</sub>	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	LE high		MIN	3.3
	CLK high or low		MIN	3.3
t <sub>su</sub> Setup time	A, B, or C before CLK ↑		MIN	2.4
	A, B, or C before LE ↓		MIN	2.1
t <sub>h</sub> Hold time	A, B, or C after CLK ↑		MIN	1.4
	A, B, or C after LE ↓		MIN	2.1
t <sub>PLH</sub>	A, B, or C	C, B, or A	MAX	6.1
				6.6
t <sub>PHL</sub>	SEL	A, B, or C	MAX	6.5
				6.5
t <sub>PLH</sub>	LE	A, B, or C	MAX	7.5
				6.9
t <sub>PHL</sub>	CLK	A, B, or C	MAX	7.4
				6.7
t <sub>PZH</sub>	$\overline{OE}$	A, B, or C	MAX	6.8
				7.1
t <sub>PHZ</sub>	$\overline{OE}$	A, B, or C	MAX	6.2
				6

UNIT f<sub>max</sub> : MHz other : ns

## Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	ALVTH 3V	LVCH 3V	UNIT
I <sub>CC</sub>	MAX	10	5	0.02	mA
I <sub>OH</sub>	MAX	-32	-32	-24	mA
I <sub>OL</sub>	MAX	64	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVTH 3V	LVCH 3V
t <sub>w</sub> Pulse duration, LE high or low			MIN	3	1.5	3.3
t <sub>su</sub> Setup time	Data before LE ↓, data high		MIN	1	1.4	1.7
	Data before LE ↓, data low		MIN	1	0.9	1.7
t <sub>h</sub> Hold time	Data after LE ↓, data high		MIN	1	0.9	1.2
	Data after LE ↓, data low		MIN	1	1.4	1.2
tpLH	D	Q	MAX	3.8	3.1	4.2
tpHL				3.6	3.3	4.2
tpLH	LE	Q	MAX	4.3	3.3	4.6
tpHL				4	3.5	4.6
tpZH	OE	Q	MAX	4.3	4	4.7
tpZL				4.3	3.4	4.7
tpHZ	OE	Q	MAX	5	4.9	5.9
tpLZ				4.7	4.5	5.9


UNIT: ns

32374

## 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

FUNCTION TABLE		
OUTPUT	Q	Q <sup>1</sup>
0	0	0
1	1	1
0	1	0
1	0	1
0	0	1
1	1	0
0	1	0
1	0	1

Logic Diagram




	ALVTH 3V	LVCH 3V	ALVCH 3V
0	250	150	150
1	1.5	3.3	3.3

1	1.9	1.9
2	1.5	1.9
3	0.5	1.1
4	1	1.1
5	3.2	4.5
6	3.2	4.5
7	3.8	4.6
8	3.3	4.6
9	4.6	5.5
10	4.2	5.5



Logic Diagram



# FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
1	1	1	1	1
1	1	1	0	0
1	1	0	1	1
1	1	0	0	0
1	0	1	1	1
1	0	1	0	0
1	0	0	1	1
1	0	0	0	0
0	1	1	1	1
0	1	1	0	0
0	1	0	1	1
0	1	0	0	0
0	0	1	1	1
0	0	1	0	0
0	0	0	1	1
0	0	0	0	0

† Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	90	0.02	mA
I <sub>OH</sub>	MAX	-32	-24	mA
I <sub>OL</sub>	MAX	64	24	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	3.3	3.3
	CLKAB or CLKBA high or low		MIN	3.3	3.3
t <sub>su</sub> Setup time	A before CLKAB ↑		MIN	3.5	1.7
	B before CLKBA ↑		MIN	3.5	1.7
	A before LEAB ↓ or LEBA ↓ CLK high		MIN	1.6	1.5
	A before LEAB ↓ or LEBA ↓ CLK low		MIN	1.6	1
t <sub>h</sub> Hold time	A after CLKAB ↑ or B after CLKBA ↑		MIN	0	0.7
	A after LEAB ↓ or B after LEBA ↓		MIN	1.6	1.4
t <sub>PLH</sub>	A or B	B or A	MAX	4.8	3.9
t <sub>PHL</sub>			MAX	5.4	3.9
t <sub>PZH</sub>	LEAB or LEBA	B or A	MAX	5.3	4.6
t <sub>PZL</sub>			MAX	5.5	4.6
t <sub>PHZ</sub>	CLKAB or CLKBA	B or A	MAX	5.3	4.9
t <sub>PLZ</sub>			MAX	5.4	4.9
t <sub>PZH</sub>	OEAB	B	MAX	5.6	4.6
t <sub>PZL</sub>			MAX	6	4.6
t <sub>PHZ</sub>	OEAB	B	MAX	5.9	5
t <sub>PLZ</sub>			MAX	5.6	5
t <sub>PZH</sub>	OEBA	A	MAX	5.6	5
t <sub>PZL</sub>			MAX	6	5
t <sub>PHZ</sub>	OEBA	A	MAX	5.9	4.2
t <sub>PLZ</sub>			MAX	5.6	4.2


UNIT f<sub>max</sub> : MHz other : ns

36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

FUNCTION TABLE

OUTPUTS	INPUTS	
	A	B
1	0	0
2	0	1
3	1	0
4	1	1
5	0	0
6	0	1
7	1	0
8	1	1
9	0	0
10	0	1
11	1	0
12	1	1
13	0	0
14	0	1
15	1	0
16	1	1

Logic Diagram



FUNCTION TABLE				
INPUTS				OUTPUT
CEAB	LEAB	OEAB	A	Y
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> †
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow conditions is the same that it uses CEBA, LEBA, and OEBA.  
‡ Output level before the indicated steady-state input conditions were established

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	UNIT
I <sub>CC</sub>	MAX	20	mA
I <sub>OH</sub>	MAX	-32	mA
I <sub>OL</sub>	MAX	64	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
t <sub>w</sub> Pulse duration, LEAB or LEBA low			MIN	3.3
t <sub>su</sub> Setup time	Data before LEAB † or LEBA †		MIN	2.1
	Data before CEAB † or CEBA †		MIN	1.7
t <sub>h</sub> Hold time	Data after LEAB † or LEBA †		MIN	0.6
	Data after CEAB † or CEBA †		MIN	0.9
TP <sub>LH</sub>	A or B	B or A	MAX	5.9
TP <sub>HL</sub>				5.7
TP <sub>LH</sub>	LE	A or B	MAX	7.5
TP <sub>HL</sub>				6.6
TP <sub>ZH</sub>	CE	A or B	MAX	8
TP <sub>ZL</sub>				8.8
TP <sub>HZ</sub>	CE	A or B	MAX	7.1
TP <sub>LZ</sub>				7.5
TP <sub>ZH</sub>	OE	A or B	MAX	7.3
TP <sub>ZL</sub>				8.1
TP <sub>HZ</sub>	OE	A or B	MAX	6.5
TP <sub>LZ</sub>				6.9

UNIT: ns

## 8-STAGE SYNCHRONOUS DOWN COUNTERS

#### FUNCTION TABLE


CONTROL INPUTS				PRESET MODE	
MR	PC	PS	TE	Asynchronous	Synchronous
L	X	X	L		
X	X	X	L		
X	X	L	L		
X	L	L	L		
L	L	L	L		
L	L	L	L		

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	UNIT
I <sub>CC</sub>	MAX	0.18	mA
I <sub>OH</sub>	MAX	-4	mA
I <sub>OL</sub>	MAX	4	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	UNIT
t <sub>su</sub>	CP	Q <sub>0</sub>	MIN	50	ns
		Q <sub>1</sub>	MIN	50	ns
		Q <sub>2</sub>	MIN	50	ns
t <sub>h</sub>	CP	Q <sub>0</sub>	MIN	50	ns
		Q <sub>1</sub>	MIN	50	ns
		Q <sub>2</sub>	MIN	50	ns
t <sub>z</sub>	CP	Q <sub>0</sub>	MIN	50	ns
		Q <sub>1</sub>	MIN	50	ns
		Q <sub>2</sub>	MIN	50	ns
t <sub>pd</sub>	CP	Q <sub>0</sub>	MAX	50	ns
		Q <sub>1</sub>	MAX	50	ns
		Q <sub>2</sub>	MAX	50	ns
t <sub>plh</sub>	CP	Q <sub>0</sub>	MAX	50	ns
		Q <sub>1</sub>	MAX	50	ns
		Q <sub>2</sub>	MAX	50	ns
t <sub>phl</sub>	CP	Q <sub>0</sub>	MAX	50	ns
		Q <sub>1</sub>	MAX	50	ns
		Q <sub>2</sub>	MAX	50	ns
t <sub>tr</sub>	CP	Q <sub>0</sub>	MAX	50	ns
		Q <sub>1</sub>	MAX	50	ns
		Q <sub>2</sub>	MAX	50	ns



FUNCTION TABLE

CONTROL INPUTS				PRESET MODE	ACTION
MR	PL	PE	TE		
L	X	X	L	Synchronous	Inhibit Counter
X	H	X	L		Count Down
X	X	L	L	Asynchronously	Preset On Next Positive Clock Transition
H	L	L	L		Preset Asynchronously
H	L	H	L		Clear to Maximum Count

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
$I_{CC}$	MAX	0.16	0.16	mA
$I_{OH}$	MAX	-4	-4	mA
$I_{OL}$	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
$t_w$	CP	$\overline{PL}$	MIN	50	53
		$\overline{PL}$		38	63
		MR		38	53
$t_{su}$	P to CP	$\overline{PE}$ to CP	MIN	30	36
				22	30
				45	60
$t_h$	P to CP	$\overline{TE}$ to CP	MIN	5	5
				0	0
				2	2
$t_{PLH}$	CP	$\overline{TC}$ (Async Preset)	MAX	90	90
$t_{PHL}$				90	90
$t_{PLH}$	CP	$\overline{TC}$ (Sync Preset)	MAX	90	95
$t_{PHL}$				90	95
$t_{PLH}$	$\overline{TE}$	$\overline{TC}$	MAX	60	75
$t_{PHL}$				60	75
$t_{PLH}$	$\overline{PL}$	$\overline{TC}$	MAX	83	102
$t_{PHL}$				83	102
$t_{PLH}$	$\overline{MR}$	$\overline{TC}$	MAX	83	83
$t_{PHL}$				83	83

UNIT:ns

## Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
OE	A	Y
L	H	L
L	L	H
H	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVT 3V	LVTH 3V	UNIT
$I_{CC}$	MAX	5	5	mA
$I_{OH}$	MAX	-12	-12	mA
$I_{OL}$	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V
$t_{PLH}$	A	Y	MAX	4	4
$t_{PHL}$				4	4
$t_{PZH}$	$\overline{OE}$	Y	MAX	4.8	4.8
$t_{PZL}$				4.7	4.7
$t_{PHZ}$	$\overline{OE}$	Y	MAX	4.7	4.7
$t_{PLZ}$				4.5	4.5

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
1OE, 4OE	1A, 4A	1Y, 4Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUT
2OE, 3OE	2A, 3A	2Y, 3Y
H	H	H
H	L	L
L	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	UNIT
I <sub>CC</sub>	MAX	5	mA
I <sub>DH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
t <sub>PLH</sub>	A	Y	MAX	4.1
				4.1
t <sub>PZH</sub>	OE or OE	Y	MAX	4.9
t <sub>PZL</sub>	OE or OE	Y	MAX	4.8
t <sub>PHZ</sub>				5.3
t <sub>PLZ</sub>				4.9

UNIT: ns

- SN74ABT162244: Output Ports Have Equivalent 25-Ω Series Resistors
- SN74LVT162244A, LVTH162244: Output Ports Have Equivalent 22-Ω Series Resistors
- SN74ALVTH162244: Output Ports Have Equivalent 30-Ω Series Resistors
- SN74LVC162244A: Output Ports Have Equivalent 26-Ω Series Resistors
- SN74LVCH162244A: Output Ports Have Equivalent 26-Ω Series Resistors
- SN74ALVCH162244: Output Ports Have Equivalent 26-Ω Series Resistors

Logic Diagram

FUNCTION TABLE  
(each 4-bit buffer)

INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
ICC	MAX	30	5	5	5	0.02	0.02	0.04	mA
IDH	MAX	-12	-12	-12	-12	-12	-12	-12	mA
IOL	MAX	12	12	12	12	12	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V
tPLH	A	Y	MAX	3.9	4	4	3.3	4.4	4.4	4.2
tPHL	A	Y	MAX	4.8	3.6	3.6	3.3	4.4	4.4	4.2
tPZH	OE	Y	MAX	5.4	5.1	5.1	4.9	5.5	5.5	5.6
tPZL	OE	Y	MAX	5.1	4.5	4.5	3.3	5.5	5.5	5.6
tPHZ	OE	Y	MAX	4.6	5	5	4.9	6.3	6.3	5.5
tPLZ	OE	Y	MAX	4.5	5	5	4.3	6.3	6.3	5.5

UNIT: ns




● SN74VCH162245: All outputs have Equivalent 20-22 Series Resistors

● SN74VCH162245: Output Ports Have Equivalent 20-22 Series Resistors

● SN74VCH162245: Output Ports Have Equivalent 20-22 Series Resistors

### Logic Diagram



To Seven Other Channels

FUNCTION TABLE  
(Load = 4-pF buffer)

OUTPUT	INPUT
Y	A
H	L
L	H
Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
1A1	MAX	V
1B1	MAX	V
10OE	MAX	V
1A1	MAX	V
1B1	MAX	V
10OE	MAX	V
1A1	MAX	V
1B1	MAX	V
10OE	MAX	V

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
1A1	A	Y	MAX	V
1B1	B	Y	MAX	V
10OE	OE	Y	MAX	V
1A1	A	Y	MAX	V
1B1	B	Y	MAX	V
10OE	OE	Y	MAX	V
1A1	A	Y	MAX	V
1B1	B	Y	MAX	V
10OE	OE	Y	MAX	V

UNIT: mV

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	LVCR 3V	UNIT
I <sub>CC</sub>	MAX	32	32	5	5	5	0.02	mA
I <sub>OH</sub> (A port)	MAX	-12	-12	-12	-12	-12	-12	mA
I <sub>OH</sub> (B port)	MAX	-32	-32	-32	-32	-32	-12	mA
I <sub>OL</sub> (A port)	MAX	12	12	12	12	12	12	mA
I <sub>OL</sub> (B port)	MAX	64	64	64	64	64	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V
t <sub>PLH</sub>	A	B	MAX	3.9	3.9	3.3	3.3	3.1	7.5
t <sub>PHL</sub>				4.2	4.2	3.3	3.3	3	7.5
t <sub>PLH</sub>	B	A	MAX	4.6	4.6	4	4	3.7	7.5
t <sub>PHL</sub>				5.1	5.1	3.4	3.4	3.4	7.5
t <sub>PZH</sub>	$\overline{OE}$	B	MAX	6.3	6.3	4.6	4.6	3.8	9
t <sub>PZL</sub>				6.4	6.4	4.6	4.6	3.4	9
t <sub>PHZ</sub>	$\overline{OE}$	B	MAX	6.3	6.3	5.2	5.2	4.7	7.5
t <sub>PLZ</sub>				5.2	5.2	5.1	5.1	4.8	7.5
t <sub>PZH</sub>	$\overline{OE}$	A	MAX	7.1	7.1	5.3	5.3	4.7	9
t <sub>PZL</sub>				7	7	5.1	5.1	3.9	9
t <sub>PHZ</sub>	$\overline{OE}$	A	MAX	6.6	6.6	5.6	5.6	5	7.5
t <sub>PLZ</sub>				5.7	5.7	5.5	5.5	4.9	7.5


UNIT: ns

# 162260

## 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

- SN74ABTH162260: B-Port Outputs Have Equivalent 25-Ω Series Resistors
- SN74ALVCH162260: B-Port Outputs Have Equivalent 26-Ω Series Resistors

FUNCTION TABLE	
(Outputs 3-6 are tri-state)	
OPERATION	INPUTS
OE	SEL
0	0
1	1
2	2
3	3
4	4
5	5
6	6



# FUNCTION TABLE

B TO A ( $\overline{OE} = H$ )

INPUTS						OUTPUT
1B	2B	SEL	LE1B	LE2B	OE	A
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A <sub>0</sub>
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A <sub>0</sub>
X	X	X	X	X	H	Z

A TO B ( $\overline{OE} = H$ )

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	OE1B	OE2B	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B <sub>0</sub>
L	H	L	L	L	L	2B <sub>0</sub>
H	L	H	L	L	1B <sub>0</sub>	H
L	L	H	L	L	1B <sub>0</sub>	L
X	L	L	L	L	1B <sub>0</sub>	2B <sub>0</sub>
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	63	0.04	mA
I <sub>OH</sub> (A port)	MAX	-32	-24	mA
I <sub>OH</sub> (B port)	MAX	-32	-12	mA
I <sub>OL</sub> (A port)	MAX	64	24	mA
I <sub>OL</sub> (B port)	MAX	12	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	ALVCH 3V
f <sub>max</sub>				-	150
t <sub>w</sub> Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high			MIN	3.3	3.3
t <sub>su</sub> Setup time, data before LE1B, LE2B, LEA1B, or LEA2B			MIN	1.5	1.1
t <sub>h</sub> Hold time, data after LE1B, LE2B, LEA1B, or LEA2B			MIN	1	1.5
TP <sub>LH</sub>	A	B	MAX	6.1	4.9
TP <sub>HL</sub>	A	B	MAX	7.1	4.9
TP <sub>LH</sub>	B	A	MAX	6	4.3
TP <sub>HL</sub>	B	A	MAX	6.2	4.3
TP <sub>LH</sub>	LE	A	MAX	6.3	4.4
TP <sub>HL</sub>	LE	A	MAX	5.8	4.4
TP <sub>LH</sub>	LE	B	MAX	6.1	5
TP <sub>HL</sub>	LE	B	MAX	7.1	5
TP <sub>LH</sub>	SEL (1B)	A	MAX	5.6	5.6
TP <sub>HL</sub>	SEL (2B)	A	MAX	6.3	5.6
TP <sub>LH</sub>	SEL (1B)	B	MAX	5	5.6
TP <sub>HL</sub>	SEL (2B)	B	MAX	6.2	5.6
TP <sub>2H</sub>	$\overline{OE}$	A	MAX	6.3	5.4
TP <sub>2L</sub>	$\overline{OE}$	A	MAX	6.5	5.4
TP <sub>2H</sub>	$\overline{OE}$	B	MAX	6.3	6
TP <sub>2L</sub>	$\overline{OE}$	B	MAX	8.2	6
TP <sub>HZ</sub>	$\overline{OE}$	A	MAX	6.7	4.6
TP <sub>LZ</sub>	$\overline{OE}$	A	MAX	5.2	4.6
TP <sub>HZ</sub>	$\overline{OE}$	B	MAX	7.5	5.1
TP <sub>LZ</sub>	$\overline{OE}$	B	MAX	6.2	5.1

UNIT f<sub>max</sub> : MHz other : ns



# FUNCTION TABLE OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OEA	OEB	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

## A-TO-B STORAGE (OEB = L)

INPUTS			OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B 2B
H	H	X	X	1B0† 2B0†
L	X	↑	L	L† X
L	X	↑	H	H† X
X	L	↑	L	X L
X	L	↑	H	X H

† Two CLK edges are needed to propagate data.

‡ Output level before the indicated steady-state input conditions were established

## B-TO-A STORAGE (OEA = L)

INPUTS				OUTPUT	
CLKEN1B	CLKEN2B	CLK	SEL	1B 2B	A
H	X	X	H	X	A0†
X	H	X	L	X	A0†
L	X	↑	H	H	X
L	X	↑	H	L	X
X	L	↑	L	X	L
X	L	↑	L	X	H

† Output level before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub> (A port)	MAX	-24	mA
I <sub>OH</sub> (B port)	MAX	-12	mA
I <sub>OL</sub> (A port)	MAX	24	mA
I <sub>OL</sub> (B port)	MAX	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3.3
t <sub>su</sub> Setup time		A data before CLK ↑	MIN	3.4
		B data before CLK ↑	MIN	1
		SEL before CLK ↑	MIN	1.3
		CLKENAT or CLKENA2 before CLK ↑	MIN	2.8
		CLKENBT or CLKENB2 before CLK ↑	MIN	2.5
		OEA before CLK ↑	MIN	3.2
t <sub>h</sub> Hold time		A data after CLK ↑	MIN	0.2
		B data after CLK ↑	MIN	1.3
		SEL after CLK ↑	MIN	1
		CLKENAT or CLKENA2 after CLK ↑	MIN	0.4
		CLKENBT or CLKENB2 after CLK ↑	MIN	0.5
		OEA after CLK ↑	MIN	0.2
t <sub>pd</sub>	CLK	B	MAX	5.4
		A (1B)		4.8
		A (2B)		4.8
		A (SEL)		5.8
t <sub>on</sub>	CLK	B	MAX	6.1
		A		5.1
		B		5.9
t <sub>dis</sub>	CLK	A	MAX	5


UNIT f<sub>max</sub> : MHz other : ns

## Logic Diagram



## 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

- | State   | Output   | Output   | Output   |
|---------|----------|----------|----------|
| State 1 | Output 1 | Output 2 | Output 3 |
| State 2 | Output 1 | Output 2 | Output 3 |
| State 3 | Output 1 | Output 2 | Output 3 |



# FUNCTION TABLE

## A-TO-B STORAGE ( $\overline{OE} = L$ , DIR = H)

INPUTS			OUTPUTS	
SEL	CLK	A	1B	2B
H	X	X	1B $\uparrow$	2B $\uparrow$
L	X	L	L $\uparrow$	X
L	H	H	H $\uparrow$	X

$\uparrow$  Output level before indicated steady-state input conditions were established.

$\dagger$  Two CLK edges are needed to propagate the data.

## B-TO-A STORAGE ( $\overline{OE} = L$ , DIR = L)

INPUTS			OUTPUT	
CLK	SEL	1B	2B	A
$\uparrow$	H	X	L	L $\S$
$\uparrow$	H	X	H	H $\S$
$\uparrow$	L	L	X	L
$\uparrow$	L	H	X	H

$\S$  Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

## C-TO-D STORAGE ( $\overline{OE} = L$ )

INPUTS			OUTPUT	
SEL	CLK	C	1D	2D
H	X	X	1D $\uparrow$	2D $\uparrow$
L	$\uparrow$	L	L $\uparrow$	L
L	$\uparrow$	H	H $\uparrow$	H

$\uparrow$  Output level before indicated steady-state input conditions were established.

$\dagger$  Two CLK edges are needed to propagate the data.

## OUTPUT ENABLE

INPUTS			OUTPUT		
CLK	$\overline{OE}$	DIR	A	1B, 2B	1D, 2D
$\uparrow$	H	X	Z	Z	Z
$\uparrow$	L	H	Z	Active	Active
$\uparrow$	L	L	Active	Z	Active

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCHG 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub> (A to B)	MAX	8	mA
I <sub>OH</sub> (B to A)	MAX	6	mA
I <sub>OL</sub> (A to B)	MAX	8	mA
I <sub>OL</sub> (B to A)	MAX	6	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCHG 3V
f <sub>max</sub>			MIN	160
t <sub>P</sub> Pulse duration, CLK high or low			MIN	2.3
t <sub>su</sub> Setup time		A data before CLK $\uparrow$ , high or low	MIN	1.4
		B data before CLK $\uparrow$ , high or low	MIN	2
		C data before CLK $\uparrow$ , high or low	MIN	1.3
		DIR before CLK $\uparrow$ , high or low	MIN	2
		SEL before CLK $\uparrow$ , high or low	MIN	2
t <sub>h</sub> Hold time		A data after CLK $\uparrow$ , high or low	MIN	0.3
		B data after CLK $\uparrow$ , high or low	MIN	0.3
		C data after CLK $\uparrow$ , high or low	MIN	0.3
		DIR after CLK $\uparrow$ , high or low	MIN	0.3
		SEL after CLK $\uparrow$ , high or low	MIN	0.3
t <sub>pd</sub>	CLK	A	MAX	5
		B		7.4
		D		7.2
		A		6.2
t <sub>en</sub>	CLK	B	MAX	9.4
		A		6
		B		9.5
		D		7.9
t <sub>dis</sub>	CLK	A	MAX	6.4
		B		7.8
		A		5
		B		7.6
		D		6.7

UNIT f<sub>max</sub> : MHz other : ns




# 162282

## 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

- SN74ALVCHG162282: A-Port Outputs Have Equivalent 50-Ω Series Resistors
- B-Port Outputs Have Equivalent 20-Ω Series Resistors

Logic Diagram



† Output level before indicated steady-state input conditions were established.  
‡ Two CLK edges are needed to propagate the data.

# **B-TO-A STORAGE** (OE = L, DIR = L)

INPUTS				OUTPUT
CLK	SEL	1B	2B	A
↑	H	X	L	L <sup>†</sup>
↑	H	X	H	H <sup>‡</sup>
↑	L	L	X	L
↑	L	H	X	H

§ Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

## **OUTPUT ENABLE**

INPUTS			OUTPUTS	
CLK	OE	DIR	A	1B, 2B
↑	H	X	Z	Z
↑	L	H	Z	Active
↑	L	L	Active	Z

IOL (A to B)	MAX	8	mA
IOL (B to A)	MAX	6	mA

## **SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCHG 3V
fmax			MIN	160
tw Pulse duration, CLK high or low			MIN	2.3
tsu Setup time	A data before CLK ↑		MIN	1.5
	B data before CLK ↑		MIN	2
	DIR before CLK ↑		MIN	2
	SEL before CLK ↑		MIN	2
th Hold time	A data after CLK ↑		MIN	0.3
	B data after CLK ↑		MIN	0.3
	DIR after CLK ↑		MIN	0.3
	SEL after CLK ↑		MIN	0.3
tpd	CLK	A	MAX	5
		B		7.4
ten	CLK	A	MAX	6.3
		B		9.4
	OE	A	MAX	6
		B		9.5
tdis	CLK	A	MAX	6.4
		B		7.8
	OE	A	MAX	5
		B		7.6


UNIT fmax : MHz other : ns

# 162334

## 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162334: Output Ports Have Equivalent 26-Ω Series Resistors
- SN74ALVCH162334: Output Port Has Equivalent 26-Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	†	L	L
L	H	†	H	H
L	H	L or H	X	Y <sub>0</sub> †

† Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	LE low			3.3	3.3
	CLK high or low		MIN	3.3	3.3
	Data before CLK ↑		MIN	1.5	1.5
t <sub>su</sub> Setup time	Data before LE ↑ CLK high		MIN	1.3	1.3
	Data before LE ↑ CLK low		MIN	1.2	1.2
	Data after CLK ↑		MIN	0.9	0.9
t <sub>h</sub> Hold time	Data after LE ↑ CLK high		MIN	1.1	1.1
	Data after LE ↑ CLK low		MIN	1.1	1.1
t <sub>pd</sub>	A	Y	MAX	3.9	3.9
	LE			5	5
	CLK		MAX	4.9	4.9
t <sub>an</sub>	OE	Y		5.4	5.4
t <sub>ds</sub>	OE	Y	MAX	5	5

UNIT f<sub>max</sub>: MHz other: ns

Logic Diagram



FUNCTION TABLE  
RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t <sub>PLH</sub>	A	B	MAX	4.4
t <sub>PHL</sub>	A	B	MAX	4.4
t <sub>PZH</sub>	OE	B	MAX	5.7
t <sub>PZL</sub>	OE	B	MAX	5.7
t <sub>PHZ</sub>	OE	B	MAX	4.5
t <sub>PLZ</sub>	OE	B	MAX	4.5

UNIT: ns

FUNCTION TABLE  
(See 5-10 section)

INPUT	OUTPUT
0	0
1	1
X	X

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	UNIT
I <sub>CC</sub>	MAX	mA
I <sub>OH</sub>	MAX	mA
I <sub>OL</sub>	MAX	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	UNIT
t <sub>PLH</sub>	0	1	MAX	ns
t <sub>PHL</sub>	1	0	MAX	ns
t <sub>PZH</sub>	OE	1	MAX	ns
t <sub>PZL</sub>	OE	0	MAX	ns
t <sub>PHZ</sub>	OE	1	MAX	ns
t <sub>PLZ</sub>	OE	0	MAX	ns

162373

3.3-V ABT 16-BIT TRANSPARENT  
D-TYPE LATCHES  
WITH 3-STATE OUTPUTS

- SN74LVTH162373: Output Ports Have  
Equivalent 22-Ω Series Resistors

FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVTH 3V	UNIT
I <sub>CC</sub>	MAX	5	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
t <sub>w</sub> Pulse duration, LE high or low			MIN	3
t <sub>su</sub> Setup time	Data before LE ↓, data high		MIN	1
	Data before LE ↓, data low		MIN	1
t <sub>h</sub> Hold time	Data after LE ↓, data high		MIN	1
	Data after LE ↓, data low		MIN	1
tpLH	D	Q	MAX	4.6
tpHL				4
tpLH				5.1
tpHL				4.6
tpZH	OE	Q	MAX	5.4
tpZL				4.9
tpHZ				5.4
tpLZ				5.1

UNIT: ns

Logic Diagram



## 162374

### 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

- SN74LVTH162374: Output Ports Have Equivalent 22- $\Omega$  Series Resistors
- SN74ALVCH162374: Output Ports Have Equivalent 26- $\Omega$  Series Resistors

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L		X	Q <sub>0</sub>
H	X	X	Z

#### RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVTH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	5	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVCH 3V
t <sub>max</sub>				160	150
t <sub>w</sub> Pulse duration, CLK high or low			MIN	3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑, data high		MIN	1.8	1.9
		Data before CLK ↑, data low	MIN	1.8	1.9
t <sub>h</sub> Hold time	Data after CLK ↑, data high		MIN	0.8	0.5
		Data after CLK ↑, data low	MIN	0.8	0.5
t <sub>PLH</sub>	CLK	Q	MAX	5.3	4.6
t <sub>PHL</sub>				4.9	4.6
t <sub>PZH</sub>	OE	Q	MAX	5.6	5.2
t <sub>PZL</sub>				4.9	5.2
t <sub>PHZ</sub>	OE	Q	MAX	5.4	4.5
t <sub>PLZ</sub>				5	4.5


UNIT f<sub>max</sub> : MHz other : ns

#### Logic Diagram





# Logic Diagram



L	L	L	L	L	L	L	L	A	A	A	A
L	L	H	L	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>
L	H	H	L	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>
H	X	X	L	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>

**B-TO-A STORAGE**  
(after point P)

INPUTS					OUTPUT
CLKENBA	CLKBA	LEBA	OEA	B	A
X	X	X	H	X	X
X	X	H	L	L	L
X	X	H	L	H	H
H	X	L	L	X	A0†
L	-	L	L	L	L
L	-	L	L	H	H
L	L	L	L	X	A0†

† Output level before the indicated steady-state input conditions were established.

PARAMETER	MAX or MIN	ABTH	UNIT
I <sub>CC</sub>	MAX	32	mA
I <sub>OH</sub> (A port)	MAX	-32	mA
I <sub>OH</sub> (B port)	MAX	-12	mA
I <sub>OL</sub> (A port)	MAX	64	mA
I <sub>OL</sub> (B port)	MAX	12	mA

PARAMETER		MAX or MIN	ABTH	
f <sub>max</sub>		MIN	160	
t <sub>w</sub> Pulse duration	CLKAB high or low	MIN	3.8	
	CLKBA high or low	MIN	4.4	
	LEAB1, 2, 3 or 4 high	MIN	2.8	
	LEBA high	MIN	2.8	
	LEB1, 2, 3 or 4 high	MIN	3	
t <sub>su</sub> Setup time	Before CLKAB ↑	A bus	MIN	2.5
		CE_SELO/1	MIN	3.2
		CLKENAB	MIN	3.2
	Before LEAB1, 2, 3, or 4 ↓ A bus	B bus	MIN	3.6
		CLKENB	MIN	3.8
		CLKENBA	MIN	2.3
	Before CLKBA ↑	LEB1, 2, 3 or 4	MIN	2.5
		SELO/1	MIN	4.3
		SELO/1	MIN	4.5
	Before LEB1, 2, 3, or 4 ↓ B bus	B bus	MIN	3.2
		B bus	MIN	4
		SELO/1	MIN	4.4
Before CLKBA ↑	LEB1, 2, 3 or 4	MIN	4.4	
	SELO/1	MIN	4.3	
	SELO/1	MIN	4.3	
t <sub>h</sub> Hold time	after CLKAB ↑	A bus	MIN	0.5
		CE_SELO/1	MIN	1.1
		CLKENAB	MIN	0.5
	after LEAB1, 2, 3, or 4 ↓ A bus	B bus	MIN	1.2
		B bus	MIN	1.3
		CLKENB	MIN	1
	after CLKBA ↑	CLKENBA	MIN	1
		SELO/1	MIN	0.5
		SELO/1	MIN	0
	after LEB1, 2, 3, or 4 ↓ B bus	B bus	MIN	1.5
B bus		MIN	0.4	
SELO/1		MIN	0.4	

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
TP <sub>LH</sub>	B	A	MAX	6.5
TP <sub>HL</sub>				6.5
TP <sub>ZH</sub>	$\overline{0EA}$	A	MAX	5
TP <sub>ZL</sub>				5.5
TP <sub>H2</sub>	$\overline{0EA}$	A	MAX	5.9
TP <sub>L2</sub>				6.5
TP <sub>LH</sub>	A	B	MAX	6.2
TP <sub>HL</sub>				6.5
TP <sub>ZH</sub>	$\overline{0EB}$	B	MAX	6.8
TP <sub>ZL</sub>				6.3
TP <sub>H2</sub>	$\overline{0EB}$	B	MAX	6.2
TP <sub>L2</sub>				5.8
TP <sub>ZH</sub>	$\overline{0EB1, 2, 3, 4}$	B	MAX	6.6
TP <sub>ZL</sub>				6.2
TP <sub>H2</sub>	$\overline{0EB1, 2, 3, 4}$	B	MAX	5.3
TP <sub>L2</sub>				4.9
TP <sub>LH</sub>	CLKBA	A	MAX	7.4
TP <sub>HL</sub>				7.7
TP <sub>LH</sub>	CLKAB	B	MAX	6.5
TP <sub>HL</sub>				6.5
TP <sub>LH</sub>	LEBA	A	MAX	5.8
TP <sub>HL</sub>				5.8
TP <sub>LH</sub>	LEAB1, 2, 3, 4	B	MAX	6.2
TP <sub>HL</sub>				6.2
TP <sub>LH</sub>	LEBA1, 2, 3, 4	A	MAX	7.2
TP <sub>HL</sub>				6.8
TP <sub>LH</sub>	SEL	A	MAX	7.5
TP <sub>HL</sub>				6.9


UNIT: ns

# 162500

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

- SN74ABT162500: B-Port Outputs Have Equivalent 25-Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B <sub>0</sub> †
H	L	L	X	B <sub>0</sub> §

† Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	36	mA
I <sub>OH</sub> (A port)	MAX	-32	mA
I <sub>OH</sub> (B port)	MAX	-12	mA
I <sub>OL</sub> (A port)	MAX	64	mA
I <sub>OL</sub> (B port)	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	2.5
	CLKAB or CLKBA high or low		MIN	3
t <sub>su</sub> Setup time	A before CLKAB ↓		MIN	3.3
	B before CLKBA ↓		MIN	3.3
	A before LEAB ↓ or LEBA ↓ CLK high		MIN	1
	A before LEAB ↓ or LEBA ↓ CLK low		MIN	2.5
t <sub>h</sub> Hold time	A after CLKAB ↓ or B after CLKBA ↓		MIN	0
	A after LEAB ↓ or B after LEBA ↓		MIN	2
t <sub>PLH</sub>	A or B	B or A	MAX	4.8
t <sub>PHL</sub>				5.7
t <sub>PZH</sub>	LEAB or LEBA	B or A	MAX	5.6
t <sub>PZL</sub>				5.9
t <sub>PHZ</sub>	CLKAB or CLKBA	B or A	MAX	5.9
t <sub>PLZ</sub>				6
t <sub>PZH</sub>	OEAB	B	MAX	5.3
t <sub>PZL</sub>				5.4
t <sub>PHZ</sub>	OEAB	B	MAX	6.5
t <sub>PLZ</sub>				5.8
t <sub>PZH</sub>	OEBA	A	MAX	5.3
t <sub>PZL</sub>				5.4
t <sub>PHZ</sub>	OEBA	A	MAX	6.5
t <sub>PLZ</sub>				5.8


UNIT f<sub>max</sub> : MHz other : ns

# 162501

## 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- SN74ABT162501: B-Port Outputs Have Equivalent 25-Ω Series Resistors

Logic Diagram



FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	Y
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	†	L	L
H	L	†	H	H
H	L	H	X	B0‡
H	L	L	X	B0§

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	36	mA
I <sub>OH</sub> (A port)	MAX	-32	mA
I <sub>OL</sub> (B port)	MAX	-12	mA
I <sub>OL</sub> (A port)	MAX	64	mA
I <sub>OL</sub> (B port)	MAX	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	3
	CLKAB or CLKBA high or low		MIN	3.3
t <sub>su</sub> Setup time	A before CLKAB ↑		MIN	4.3
	B before CLKBA ↑		MIN	4.3
	A before LEAB ↓ or LEBA ↓ CLK high		MIN	2.5
	A before LEAB ↓ or LEBA ↓ CLK low		MIN	1
	A after CLKAB ↑ or B after CLKBA ↑		MIN	0
t <sub>h</sub> Hold time	A after LEAB ↓ or B after LEBA ↓		MIN	2
TP <sub>LH</sub>	A or B	B or A	MAX	4.8
TP <sub>HL</sub>			MAX	5.7
TP <sub>ZH</sub>	LEAB or LEBA	B or A	MAX	5.6
TP <sub>ZL</sub>			MAX	5.9
TP <sub>HZ</sub>	CLKAB or CLKBA	B or A	MAX	5.5
TP <sub>LZ</sub>			MAX	5.3
TP <sub>ZH</sub>	OEAB	B	MAX	5.3
TP <sub>ZL</sub>			MAX	5.4
TP <sub>HZ</sub>	OEAB	B	MAX	6.5
TP <sub>LZ</sub>			MAX	5.8
TP <sub>ZH</sub>	OEBA	A	MAX	5.3
TP <sub>ZL</sub>			MAX	5.4
TP <sub>HZ</sub>	OEBA	A	MAX	6.5
TP <sub>LZ</sub>			MAX	5.8


UNIT f<sub>max</sub> : MHz other : ns

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS  
 52MVALVCH18252: B-Port Outputs Have Equivalent 25-Ω Series Resistors

Logic Diagram



# Logic Diagram



FUNCTION TABLE  
A-TO-B STORAGE(OEAB=L)

INPUTS			OUTPUT	
CLKNAB	OLKAB	A	B	
H	X	X	Bo†	
L	†	L	L	
L	†	H	H	

† Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE (OEBA = L)

INPUTS					OUTPUT	
CLKENBA	CLK2BA	CLK1BA	SEL	B	A	
H	X	X	X	X	Ag†	
L	†	X	H	L	L	
L	†	X	H	H	H	
L	†	†	L	L	L‡	
L	†	†	L	H	H‡	

† Output level before the indicated steady-state input conditions were established

‡ Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
Icc	MAX	0.04	mA
Ioh (A port)	MAX	-24	mA
Ioh (B port)	MAX	-12	mA
Iol (A port)	MAX	24	mA
Iol (B port)	MAX	12	mA

# SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
fmax			MIN	150
tw	Pulse duration, CLK high or low		MIN	3
tsu	Setup time	A data before CLKAB ↑	MIN	1.3
		B data before CLK2BA ↑	MIN	1.7
		B data before CLK1BA ↑	MIN	1.1
		SEL before CLK2BA ↑	MIN	3.3
		CLKENAB before CLKAB ↑	MIN	1.6
		CLKENBA before CLK1BA ↑	MIN	2.1
th	Hold time	CLKENBA before CLK2BA ↑	MIN	2.2
		A data after CLKAB ↑	MIN	0.9
		B data after CLK2BA ↑	MIN	0.6
		B data after CLK1BA ↑	MIN	1
		SEL after CLK2BA ↑	MIN	0.1
		CLKENAB after CLKAB ↑	MIN	0.3
tpd		CLKAB B	MAX	4.7
		CLK2BA A		4.2
ten		OEBA A	MAX	5.1
		OEAB B		5.7
tdis		OEBA A	MAX	4.9
		OEAB B		4.9

UNIT fmax : MHz other : ns





# 162541

## 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74LVTH162541: Output Ports Have Equivalent 22-Ω Series Resistors

Logic Diagram



FUNCTION TABLE  
A-B STORAGE (0001)

INPUT	OUTPUT	
	A	B
0	0	0
1	1	1
2	1	0
3	0	1

FUNCTION TABLE  
A-B STORAGE (0001)

INPUT	OUTPUT	
	A	B
0	0	0
1	1	1
2	1	0
3	0	1

FUNCTION TABLE  
A-B STORAGE (0001)

INPUT	OUTPUT	
	A	B
0	0	0
1	1	1
2	1	0
3	0	1

FUNCTION TABLE  
A-B STORAGE (0001)

INPUT	OUTPUT	
	A	B
0	0	0
1	1	1
2	1	0
3	0	1

**FUNCTION TABLE**  
(each 8-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z


**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	LVTH 3V	UNIT
I <sub>CC</sub>	MAX	5	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

**SWITCHING CHARACTERISTICS**

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
t <sub>PLH</sub>	A	Y	MAX	4.1
t <sub>PHL</sub>				4.1
t <sub>PZH</sub>	$\overline{\text{OE}}$	Y	MAX	5
t <sub>PZL</sub>				4.8
t <sub>PHZ</sub>	$\overline{\text{OE}}$	Y	MAX	5.9
t <sub>PLZ</sub>				5.4

UNIT: ns




# 162601

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

- SN74ABT162601: B-Port Outputs Have Equivalent 25-Ω Series Resistors
- SN74ALVCH162601: B-Port Outputs Have Equivalent 26-Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> †
H	L	L	X	X	B <sub>0</sub> ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> ‡
L	L	L	H	X	B <sub>0</sub> §

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ALVCH 3V	UNIT
I <sub>cc</sub>	MAX	36	0.04	mA
I <sub>OH</sub> (A port)	MAX	-32	-24	mA
I <sub>OH</sub> (B port)	MAX	-12	-12	mA
I <sub>OL</sub> (A port)	MAX	64	24	mA
I <sub>OL</sub> (B port)	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	LEAB or LEBA high		MIN	2.5	3.3
	CLKAB or CLKBA high or low		MIN	3	3.3
	Data before CLK ↑		MIN	4.3	2.1
t <sub>su</sub> Setup time	A before LEAB ↓ or B before LEBA ↓, CLK high		MIN	2.5	1.6
	A before LEAB ↓ or B before LEBA ↓, CLK low		MIN	1	1.1
	CLKEN before ↑		MIN	2.7	1.7
t <sub>h</sub> Hold time	Data after CLK ↑		MIN	0	0.8
	A after LEAB ↓ or B after LEBA ↓, CLK high		MIN	0.5	1.4
	A after LEAB ↓ or B after LEBA ↓, CLK low		MIN	0.5	1.7
	CLKEN after ↑		MIN	0	0.6
T <sub>PLH</sub>	A	B	MAX	4.8	4.5
				5.7	4.5
T <sub>PHL</sub>	B	A	MAX	4	4.1
				4.9	4.1
T <sub>PLH</sub>	LEBA	A	MAX	5	4.7
				5	4.7
T <sub>PLH</sub>	LEAB	B	MAX	5.6	5.1
				5.9	5.1
T <sub>PLH</sub>	CLKBA	A	MAX	5.3	5
				5	5
T <sub>PLH</sub>	CLKAB	B	MAX	5.5	5.5
				5.3	5.5
T <sub>PZH</sub>	OEBA	A	MAX	5.1	5.2
				5.4	5.2
T <sub>PZH</sub>	OEAB	B	MAX	6.1	5.7
				5.7	5.7
T <sub>PHZ</sub>	OEBA	A	MAX	6.2	4.4
				5.4	4.4
T <sub>PHZ</sub>	OEAB	B	MAX	5.4	4.8
				5.2	4.8

UNIT f<sub>max</sub> : MHz other : ns

# 26-Ω Series Resistors



FUNCTION TABLE  
(each flip-flop)

INPUTS				OUTPUT Q
OE	CLKEN	CLK	D	
L	H	X	X	Q <sub>0</sub>
L	L	↑	H	H
L	L	↑	L	L
L	L	L or H	X	Q <sub>0</sub>
H	X	X	—X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>cc</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	CLK high or low		MIN	3.3
t <sub>su</sub> Setup time	Data before CLK ↑ CLKEN before CLK ↑		MIN	3.1 2.7
t <sub>h</sub> Hold time	Data after CLK ↑ CLKEN after CLK ↑		MIN	0 0
TP <sub>LH</sub>	CLK	Q	MAX	5.3
TP <sub>HL</sub>				5.3
TP <sub>ZH</sub>	OE	Q	MAX	5.8
TP <sub>ZL</sub>				5.8
TP <sub>HZ</sub>	OE	Q	MAX	5
TP <sub>LZ</sub>				5

UNIT f<sub>max</sub>: MHz other: ns

FUNCTION TABLE  
(each flip flop)

INPUT			OUTPUT
OE <sub>n</sub> †	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

†tn = 1.2



#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

#### SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	CLK high or low		MIN	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	1.4
t <sub>h</sub> Hold time	Data after CLK ↑		MIN	1
TP <sub>LH</sub>	CLK	Q	MAX	5.4
TP <sub>HL</sub>	CLK	Q	MAX	5.4
TP <sub>ZH</sub>	OE	Q	MAX	5.6
TP <sub>ZL</sub>	OE	Q	MAX	5.6
TP <sub>HZ</sub>	OE	Q	MAX	5
TP <sub>LZ</sub>	OE	Q	MAX	5


UNIT f<sub>max</sub> : MHz other : ns

0.1	SAM	Q	3.3
1.0	SAM	Q	3.3
1	SAM	Q	3.3
0.1	SAM	Q	3.3
1	SAM	Q	3.3
0.1	SAM	Q	3.3
1	SAM	Q	3.3
0.1	SAM	Q	3.3
1	SAM	Q	3.3

162823

## 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

- SN74ABT162823A: Output Ports Have Equivalent 25-Ω Series Resistors



FUNCTION TABLE

INPUTS					OUTPUT Q
OE	CLR	CLNK	CLK	D	
L	L	X	X	X	L
L	H	L	*	H	H
L	H	L	*	L	L
L	H	H	X	X	Q <sub>Q</sub>
L	H	H	X	X	Q <sub>Q</sub>
H	X	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	80	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT		OUTPUT	MAX or MIN	ABT
f <sub>max</sub>				MIN	150
t <sub>w</sub> Pulse duration	CLR low			MIN	3.3
	CLK high or low			MIN	3.3
t <sub>su</sub> Setup time	CLR inactive			MIN	1.6
	Data before CLK ↑			MIN	2
	CLKEN low before CLK ↑			MIN	2.8
t <sub>h</sub> Hold time	Data after CLK ↑			MIN	1.2
	CLKEN low after CLK ↑			MIN	0.6
TP <sub>LH</sub>	CLK	Q	MAX	7.5	
TP <sub>HL</sub>	CLK	Q	MAX	6.7	
TP <sub>HL</sub>	CLR	Q	MAX	7	
TP <sub>ZH</sub>	OE	Q	MAX	5.9	
TP <sub>ZL</sub>	OE	Q	MAX	7	
TP <sub>HZ</sub>	OE	Q	MAX	6.6	
TP <sub>LZ</sub>	OE	Q	MAX	9	

UNIT f<sub>max</sub> : MHz other : ns


162825

## 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74ABT162825: Output Ports Have Equivalent 25-Ω Series Resistors



## Logic Diagram



## FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I <sub>CC</sub>	MAX	32	mA
I <sub>QH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

## SWITCHING CHARACTERISTICS



PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t <sub>PLH</sub>	A	Y	MAX	3.9
t <sub>PHL</sub>	A	Y	MAX	4.7
t <sub>PZH</sub>	OE	Y	MAX	6.9
t <sub>PZL</sub>	OE	Y	MAX	6.3
t <sub>PHZ</sub>	OE	Y	MAX	6.6
t <sub>PLZ</sub>	OE	Y	MAX	6.3

UNIT: ns



# 162827

- SN74ALVTH162827: Output Ports Have Equivalent 30-Ω Series Resistors
- SN74ALVCH162827: Output Ports Have Equivalent 26-Ω Series Resistors



FUNCTION TABLE  
(each flip flop)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

†n = 1,2

FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	32	5.5	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	12	mA

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	32	5.5	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V
t <sub>PLH</sub>	A	Y	MAX	3.9	3.9	3.8
t <sub>PHL</sub>	A	Y	MAX	4.7	3.7	3.8
t <sub>PZH</sub>	OE	Y	MAX	6.9	5.6	5.1
t <sub>PZL</sub>	OE	Y	MAX	6.3	4.1	5.1
t <sub>PHZ</sub>	OE	Y	MAX	6.6	6.3	4.7
t <sub>PLZ</sub>	OE	Y	MAX	6.3	5.1	4.7

UNIT: ns

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V
t <sub>PLH</sub>	A	Y	MAX	3.9	3.9	3.8
t <sub>PHL</sub>	A	Y	MAX	4.7	3.7	3.8
t <sub>PZH</sub>	OE	Y	MAX	6.9	5.6	5.1
t <sub>PZL</sub>	OE	Y	MAX	6.3	4.1	5.1
t <sub>PHZ</sub>	OE	Y	MAX	6.6	6.3	4.7
t <sub>PLZ</sub>	OE	Y	MAX	6.3	5.1	4.7

UNIT: ns

# 162830

## 1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVCH162830, SN74ALVCHS162830: Output Ports Have Equivalent 26-Ω Series Resistors



FUNCTION TABLE

INPUTS			OUTPUTS	
OE1	OE2	A	1Yn	2Yn
L	H	H	H	Z
L	H	L	L	Z
H	L	H	Z	H
H	L	L	Z	L
L	L	H	H	H
L	L	L	L	L
H	H	X	Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	ALVCHS 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V	ALVCHS 3V
t <sub>PLH</sub>	A	Y	MAX	3.5	3.5
t <sub>PHL</sub>	A	Y	MAX	3.5	3.5
t <sub>PZH</sub>	OE	Y	MAX	4.8	4.8
t <sub>PZL</sub>	OE	Y	MAX	4.8	4.8
t <sub>PHZ</sub>	OE	Y	MAX	5.2	5.2
t <sub>PLZ</sub>	OE	Y	MAX	5.2	5.2

UNIT: ns

## 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162831, SN74ALVCH162831: Output Ports Have Equivalent 26- $\Omega$  Series Resistors



FUNCTION TABLE

INPUTS				OUTPUT	
OE	SEL	CLK	A	Y	Z
H	X	X	X	L	L
L	H	X	L	H	L
L	L	↑	L	L	L
L	L	↑	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	CLK high or low		MIN	3.3	3.3
t <sub>su</sub> Setup time	A data before CLK ↑		MIN	1.6	1.6
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	1.1	1.1
t <sub>PLH</sub>	A	Y	MAX	4.3	4.3
t <sub>PHL</sub>	A	Y	MAX	4.3	4.3
t <sub>PLH</sub>	CLK	Y	MAX	4.7	4.7
t <sub>PHL</sub>	CLK	Y	MAX	4.7	4.7
t <sub>PLH</sub>	SEL	Y	MAX	4.8	4.8
t <sub>PHL</sub>	SEL	Y	MAX	4.8	4.8
t <sub>PZH</sub>	OE	Y	MAX	5.1	5.1
t <sub>PZL</sub>	OE	Y	MAX	5.1	5.1
t <sub>PHZ</sub>	OE	Y	MAX	5.1	5.1
t <sub>PLZ</sub>	OE	Y	MAX	5.1	5.1

UNIT f<sub>max</sub>: MHz other: ns

## 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

- SN74ALVCH162832: Output Ports Have Equivalent 26-Ω Series Resistors



FUNCTION TABLE

INPUTS				OUTPUT Y
OE	SEL	CLK	A	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f <sub>max</sub>			MIN	150
t <sub>w</sub> Pulse duration	CLK high or low		MIN	3.3
t <sub>su</sub> Setup time	A data before CLK ↑		MIN	1.6
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	1.1
t <sub>PLH</sub>	A	Y	MAX	4.3
t <sub>PHL</sub>	A	Y	MAX	4.3
t <sub>PLH</sub>	CLK	Y	MAX	4.7
t <sub>PHL</sub>	CLK	Y	MAX	4.7
t <sub>PLH</sub>	SEL	Y	MAX	4.8
t <sub>PHL</sub>	SEL	Y	MAX	4.8
t <sub>PZH</sub>	OE	Y	MAX	5.1
t <sub>PZL</sub>	OE	Y	MAX	5.1
t <sub>PHZ</sub>	OE	Y	MAX	5.1
t <sub>PLZ</sub>	OE	Y	MAX	5.1

UNIT f<sub>max</sub> : MHz other : ns

## 18-BIT UNIVERSAL RISC DRIVED



## FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	H	X	Y <sub>0</sub> †
L	H	L	X	Y <sub>0</sub> ‡

† Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high

‡ Output level before the indicated steady-state input conditions were established

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	UNIT
I <sub>CC</sub>	MAX	0.04	mA
I <sub>OH</sub>	MAX	-12	mA
I <sub>OL</sub>	MAX	12	mA

### SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V
$t_{max}$			MIN	150
$t_w$ Pulse duration	$\overline{LE}$ low		MIN	3.3
	CLK high or low		MIN	3.3
	Data before CLK $\uparrow$		MIN	1.7
$t_{su}$ Setup time	Data before $\overline{LE} \uparrow$ , CLK high		MIN	1.9
	Data before $\overline{LE} \uparrow$ , CLK low		MIN	1.5
	A data after CLK $\uparrow$		MIN	0.7
$t_h$ Hold time	Data after $\overline{LE} \uparrow$ , CLK high		MIN	0.9
	Data after $\overline{LE} \uparrow$ , CLK low		MIN	0.9
$TP_{LH}$	A	Y	MAX	4.2
$TP_{HL}$	$\overline{LE}$	Y	MAX	4.2
$TP_{LH}$	$\overline{LE}$	Y	MAX	5.8
$TP_{HL}$	CLK	Y	MAX	5.4
$TP_{ZH}$	$\overline{OE}$	Y	MAX	5.9
$TP_{ZL}$				5.9
$TP_{ZH}$	$\overline{OE}$	Y	MAX	5
$TP_{ZL}$				5

UNIT fmax : MHz other : ns


## 162835

18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS

- SN74ALVC162835, SN74ALVCH162835: Output Port Has Equivalent 26- $\Omega$  Series Resistors



## Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	-	L	L
L	L	-	H	H
L	L	L or H	X	Y <sub>0</sub> <sup>†</sup>

<sup>†</sup> Output level before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA

## SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	LE low		MIN	3.3	3.3
	CLK high or low		MIN	3.3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	1.7	1.7
	Data before LE ↓, CLK high		MIN	1.5	1.5
	Data before LE ↓, CLK low		MIN	1	1
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	0.7	0.7
	Data after LE ↓, CLK high		MIN	1.4	1.4
	Data after LE ↓, CLK low		MIN	1.4	1.4
TP <sub>LH</sub>	A	Y	MAX	4.2	4.2
TP <sub>HL</sub>	A	Y	MAX	4.2	4.2
TP <sub>LH</sub>	LE	Y	MAX	5.1	5.1
TP <sub>HL</sub>	LE	Y	MAX	5.1	5.1
TP <sub>LH</sub>	CLK	Y	MAX	5.4	5.4
TP <sub>HL</sub>	CLK	Y	MAX	5.4	5.4
TP <sub>ZL</sub>	OE	Y	MAX	5.5	5.5
TP <sub>HZ</sub>	OE	Y	MAX	5.5	5.5
TP <sub>LZ</sub>	OE	Y	MAX	4.5	4.5
	OE	Y	MAX	4.5	4.5

UNIT f<sub>max</sub>: MHz other: ns

# 162836

## 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162836, SN74ALVCH162836: Output Port Has Equivalent 26-Ω Series Resistors




FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y <sub>0†</sub>

† Output level before the indicated steady-state input conditions were established

## Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y <sub>0†</sub>

† Output level before the indicated steady-state input conditions were established

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	0.04	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA

## SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f <sub>max</sub>			MIN	150	150
t <sub>w</sub> Pulse duration	LE low		MIN	3.3	3.3
	CLK high or low		MIN	3.3	3.3
t <sub>su</sub> Setup time	Data before CLK ↑		MIN	1.5	1.5
	Data before LE ↓, CLK high		MIN	1.3	1.3
	Data before LE ↓, CLK low		MIN	1.2	1.2
t <sub>h</sub> Hold time	A data after CLK ↑		MIN	0.9	0.9
	Data after LE ↓, CLK high		MIN	1.1	1.1
	Data after LE ↓, CLK low		MIN	1.1	1.1
t <sub>PLH</sub>	A	Y	MAX	4	4
				4	4
t <sub>PLH</sub>	LE	Y	MAX	5.1	5.1
				5.1	5.1
t <sub>PLH</sub>	CLK	Y	MAX	5	5
				5	5
t <sub>PZH</sub>	OE	Y	MAX	5.5	5.5
				5.5	5.5
t <sub>PHZ</sub>	OE	Y	MAX	5.1	5.1
				5.1	5.1

UNIT f<sub>max</sub> : MHz other : ns

## 162841

### 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

- SN74ABT162841: Output Ports Have Equivalent 25-Ω Series Resistors
- SN74ALVCH162841: Output Ports Have Equivalent 26-Ω Series Resistors

FUNCTION TABLE  
(each 10-bit latch)

INPUTS				OUTPUT
OE	LE	D		Q
L	H	H		H
L	H	L		L
L	L	X		Q <sub>0</sub>
H	X	X		Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ALVCH 3V	UNIT
I <sub>CC</sub>	MAX	89	0.04	mA
I <sub>OH</sub>	MAX	-12	-12	mA
I <sub>OL</sub>	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVCH 3V
t <sub>pw</sub> Pulse duration	LE high or low		MIN	4	3.3
t <sub>su</sub> Setup time	Data before LE ↓		MIN	0.8	1.1
t <sub>h</sub> Hold time	Data after LE ↓		MIN	1.8	1.1
t <sub>PLH</sub>	D	Q	MAX	5.2	4.3
t <sub>PHL</sub>				6	4.3
t <sub>PLH</sub>	LE	Q	MAX	5.4	4.7
t <sub>PHL</sub>				5.8	4.7
t <sub>PDH</sub>	OE	Q	MAX	5.7	5.3
t <sub>PZL</sub>				6.5	5.3
t <sub>PHZ</sub>	OE	Q	MAX	6.5	4.4
t <sub>PLZ</sub>				7.1	4.4

UNIT: ns

Logic Diagram





● SN74ALVC164245:

A port has  $V_{CCA}$ , which is set to operate at 2.5 V and 3.3 V

B port has  $V_{CCB}$ , which is set to operate at 3.3 V and 5 V

● SN74AVCB164245, SN74AVCBH164245:


The A-port is designed to track  $V_{CCA}$ ,  $V_{CCA}$  accepts any supply voltage from 1.4 V to 3.6 V

The B-port is designed to track  $V_{CCB}$ ,  $V_{CCB}$  accepts any supply voltage from 1.4 V to 3.6 V




FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



To Seven Other Channels



To Seven Other Channels

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC <sup>A</sup>	AVCB	AVCBH	UNIT
$I_{CC}$ (5V)	MAX	0.04	-	-	mA
$I_{CC}$ (3V)	MAX	0.02	0.04	0.04	mA
$I_{OH}$ (5V)	MAX	-24	-	-	mA
$I_{OL}$ (5V)	MAX	24	-	-	mA
$I_{OH}$ (2.3V)	MAX	-12	-8	-8	mA
$I_{OL}$ (2.3V)	MAX	12	8	8	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC		AVCB	
				$V_{CCB}: 3V$ $V_{CCA}: 2.3V$	$V_{CCB}: 5V$ $V_{CCA}: 3V$	$V_{CCB}: 3V$ $V_{CCA}: 2.3V$	$V_{CCB}: 3V$ $V_{CCA}: 2.3V$
$t_{PLH}$	A	B	MAX	7.6	5.8	3.4	3.4
$t_{PHL}$	A	B	MAX	7.6	5.8	3.4	3.4
$t_{PLH}$	B	A	MAX	7.6	5.8	3.7	3.7
$t_{PHL}$	B	A	MAX	7.6	5.8	3.7	3.7
$t_{PZL}$	$\overline{OE}$	B	MAX	11.5	8.9	5.1	5.1
$t_{PZH}$	$\overline{OE}$	B	MAX	11.5	8.9	5.1	5.1
$t_{PZL}$	$\overline{OE}$	A	MAX	12.3	9.1	4.2	4.2
$t_{PZH}$	$\overline{OE}$	A	MAX	12.3	9.1	4.2	4.2
$t_{PLZ}$	$\overline{OE}$	B	MAX	10.5	9.5	3.3	3.3
$t_{PHZ}$	$\overline{OE}$	B	MAX	10.5	9.5	3.3	3.3
$t_{PLZ}$	$\overline{OE}$	A	MAX	9.3	8.6	3	3
$t_{PHZ}$	$\overline{OE}$	A	MAX	9.3	8.6	3	3

UNIT: ns

- Output Ports Have Equivalent 22- $\Omega$  Series Resistors

Logic Diagram

FUNCTION TABLE  
(each 8bit flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	$Q_0$
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	UNIT
$I_{CC}$	MAX	10	mA
$I_{OH}$	MAX	-12	mA
$I_{OL}$	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
$f_{max}$				160
$t_w$ Pulse duration, CLK high or low			MIN	3
$t_{su}$ Setup time	Data before CLK $\uparrow$ , data high		MIN	1.8
	Data before CLK $\uparrow$ , data low		MIN	1.8
$t_h$ Hold time	Data after CLK $\uparrow$ , data high		MIN	0.8
	Data after CLK $\uparrow$ , data low		MIN	0.8
$t_{PLH}$	CLK	Q	MAX	5.3
$t_{PHL}$				4.9
$t_{PZH}$	$\overline{OE}$	Q	MAX	5.6
$t_{PZL}$				4.9
$t_{PHZ}$	$\overline{OE}$	Q	MAX	5.4
$t_{PLZ}$				5

UNIT  $f_{max}$ : MHz other: ns

## TI Worldwide Technical Support

### Internet

**TI Semiconductor Product Information Center Home Page**  
support.ti.com

### TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

### Product Information Centers

#### Americas

Phone +1(972) 644-5580  
Fax +1(972) 927-6377  
Internet/Email support.ti.com/sc/pic/americas.htm

#### Europe, Middle East, and Africa

Phone  
Belgium (English) +32 (0) 27 45 55 32  
Finland (English) +358 (0) 9 25173948  
France +33 (0) 1 30 70 11 64  
Germany +49 (0) 8161 80 33 11  
Israel (English) 1800 949 0107  
Italy 800 79 11 37  
Netherlands (English) +31 (0) 546 87 95 45  
Spain +34 902 35 40 28  
Sweden (English) +46 (0) 8587 555 22  
United Kingdom +44 (0) 1604 66 33 99  
Fax +49 (0) 8161 80 2045  
Email epic@ti.com  
Internet support.ti.com/sc/pic/euro.htm

#### Japan

Fax  
International +81-3-3344-5317  
Domestic 0120-81-0036  
Internet/Email  
International support.ti.com/sc/pic/japan.htm  
Domestic www.tij.co.jp/pic

#### Asia

Phone  
International +886-2-23786800  
Domestic Toll-Free Number  
Australia 1-800-999-084  
China 108-00-886-0015  
Hong Kong 800-96-5941  
Indonesia 001-803-8861-1006  
Korea 080-551-2804  
Malaysia 1-800-80-3973  
New Zealand 0800-446-934  
Philippines 1-800-765-7404  
Singapore 800-886-1028  
Taiwan 0800-006800  
Thailand 001-800-886-0010  
Fax 886-2-2378-6808  
Email tiasia@ti.com  
Internet support.ti.com/sc/pic/asia.htm

PARAMETER	UNIT	MIN	MAX
Supply Voltage	V	4.5	5.5
Operating Temperature	°C	-40	85
Storage Temperature	°C	-55	125
Humidity	%RH	5	95
Shock	g	10	10
Vibration	g	10	10
ESD	V	1000	1000
MTBF	hrs	100,000	100,000
Failure Rate	ppm/1000hrs	100	100
Lead Free			
RoHS			
REMARKS			

PARAMETER	UNIT	MIN	MAX
Supply Voltage	V	4.5	5.5
Operating Temperature	°C	-40	85
Storage Temperature	°C	-55	125
Humidity	%RH	5	95
Shock	g	10	10
Vibration	g	10	10
ESD	V	1000	1000
MTBF	hrs	100,000	100,000
Failure Rate	ppm/1000hrs	100	100
Lead Free			
RoHS			
REMARKS			

**TEXAS  
INSTRUMENTS**